LAN9311-NZW Standard Microsystems (SMSC), LAN9311-NZW Datasheet - Page 258

no-image

LAN9311-NZW

Manufacturer Part Number
LAN9311-NZW
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9311-NZW

Number Of Primary Switch Ports
2
Internal Memory Buffer Size
32
Operating Supply Voltage (typ)
3.3V
Fiber Support
No
Integrated Led Drivers
Yes
Phy/transceiver Interface
MII
Power Supply Type
Analog
Data Rate (typ)
10/100Mbps
Vlan Support
Yes
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Pin Count
128
Mounting
Surface Mount
Jtag Support
No
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Operating Temperature Classification
Commercial
Data Rate
100Mbps
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311-NZW
Manufacturer:
Standard
Quantity:
2
Part Number:
LAN9311-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.7 (06-29-10)
14.2.8.8
31:16
BITS
13:8
6:5
4:2
15
14
7
1
0
RESERVED
(See
RESERVED
Switch Looopback MII
When set, transmissions from the switch fabric Port 0(Host MAC) are not
sent to the Host MAC. Instead, they are looped back into the switch engine.
From the MAC viewpoint, this is effectively a FAR LOOPBACK.
If loopback is enabled during half-duplex operation, then the Enable Receive
Own Transmit bit in the
(MAC_RX_CFG_x)
ignore receive activity when transmitting in half-duplex mode.
This mode works even if the Isolate bit of the
Register (VPHY_BASIC_CTRL)
RESERVED
Switch Collision Test MII
When set, the collision signal to the switch fabric Port 0(Host MAC) is active
during transmission from the switch engine.
It is recommended that this bit be used only when using loopback mode.
RESERVED
Current Speed/Duplex Indication
This field indicates the current speed and duplex of the Virtual PHY link.
RESERVED
SQEOFF
This bit enables/disables the Signal Quality Error (Heartbeat) test.
0: SQE test enabled
1: SQE test disabled
Virtual PHY Special Control/Status Register (VPHY_SPECIAL_CONTROL_STATUS)
This read/write register contains a current link speed/duplex indicator and SQE control.
[4]
Note
0
0
0
0
1
1
1
1
14.42)
Offset:
Index (decimal):
[3]
0
0
1
1
0
0
1
1
must be set for this port. Otherwise, the switch fabric will
Port x MAC Receive Configuration Register
[2]
1DCh
31
0
1
0
1
0
1
0
1
DESCRIPTION
is set.
DATASHEET
100Mbps
100Mbps
10Mbps
10Mbps
Speed
258
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Virtual PHY Basic Control
Size:
RESERVED
RESERVED
RESERVED
RESERVED
half-duplex
half-duplex
full-duplex
full-duplex
Duplex
32 bits
Note 14.44
NASR
TYPE
R/W
R/W
R/W
SMSC LAN9311/LAN9311i
RO
RO
RO
RO
RO
RO
Note 14.43
Note 14.45
DEFAULT
Datasheet
0b
0b
-
-
-
-
-

Related parts for LAN9311-NZW