MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 497

MC9S12XDP512CAL

Manufacturer Part Number
MC9S12XDP512CAL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512CAL

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
91
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(16-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
1 928
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCA
Quantity:
2 246
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Part Number:
MC9S12XDP512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
11.4.5
11.4.5.1
The SCI transmitter can accommodate either 8-bit or 9-bit data characters. The state of the M bit in SCI
control register 1 (SCICR1) determines the length of data characters. When transmitting 9-bit data, bit T8
in SCI data register high (SCIDRH) is the ninth bit (bit 8).
11.4.5.2
To transmit data, the MCU writes the data bits to the SCI data registers (SCIDRH/SCIDRL), which in turn
are transferred to the transmitter shift register. The transmit shift register then shifts a frame out through
the TXD pin, after it has prefaced them with a start bit and appended them with a stop bit. The SCI data
registers (SCIDRH and SCIDRL) are the write-only buffers between the internal data bus and the transmit
shift register.
Freescale Semiconductor
TDRE IRQ
BER IRQ
TC IRQ
Clock
Bus
SBR12:SBR0
Transmitter
Transmitter Character Length
Character Transmission
Baud Divider
PE
PT
M
Generation
Parity
T8
16
Figure 11-16. Transmitter Block Diagram
BERRIF
TDRE
TCIE
TCIE
MC9S12XDP512 Data Sheet, Rev. 2.21
TIE
TC
H
8
7
11-Bit Transmit Register
6
5
SCI Data Registers
4
Internal Bus
Transmitter Control
TE
3
2
Chapter 11 Serial Communication Interface (S12SCIV5)
Collision Detect
SBK
1
Transmit
0
BERRM[1:0]
L
TXPOL
CONTROL
LOOP
SCTXD
SCRXD
(From Receiver)
LOOPS
RSRC
To Receiver
SCTXD
497

Related parts for MC9S12XDP512CAL