MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 75

• Manufacturer Part Number: MC9S12XDP512CAL
• Manufacturer: Freescale

Specifications of MC9S12XDP512CAL

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 91
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(16-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 112
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

1
2
Freescale Semiconductor
Vector base + $8A
Vector base + $7E
Vector base + $7C
Vector base + $7A
Vector base + $6E
Vector base + $6C
Vector base + $6A
Vector base + $5E
Vector base + $88
Vector base + $88
Vector base + $86
Vector base + $84
Vector base + $86
Vector base + $84
Vector base + $82
Vector base + $82
Vector base + $80
Vector base + $78
Vector base + $76
Vector base + $74
Vector base + $72
Vector base + $70
Vector base + $68
Vector base + $66
Vector base + $64
Vector base + $62
Vector base + $60
Vector base + $10
16 bits vector address based
For detailed description of XGATE channel ID refer to XGATE Block Guide
Vector Address
Vector base+ $12
to
to
to
1
Channel ID
XGATE
$3D
$3C
$3F
$3B
$3A
$44
$43
$42
$41
$40
$39
$38
$37
$36
$35
$34
$33
$32
—
—
—
Table 1-12. Interrupt Vector Locations (Sheet 3 of 3)
2
Autonomous periodical interrupt (API)
MC9S12XDP512 Data Sheet, Rev. 2.21
Periodic interrupt timer channel 0
Periodic interrupt timer channel 1
Periodic interrupt timer channel 2
Periodic interrupt timer channel 3
S12XCPU RAM access violation
XGATE software error interrupt
Low-voltage interrupt (LVI)
XGATE software trigger 0
XGATE software trigger 1
XGATE software trigger 2
XGATE software trigger 3
XGATE software trigger 4
XGATE software trigger 5
XGATE software trigger 6
XGATE software trigger 7
Spurious interrupt
Interrupt Source
IIC1 Bus
SCI3
SCI4
SCI5
Reserved
Reserved
Reserved
Reserved
Reserved
Chapter 1 Device Overview MC9S12XD-Family
Mask
CCR
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
I bit
—
VREGAPICTRL (APIE)
(TIE, TCIE, RIE, ILIE)
(TIE, TCIE, RIE, ILIE)
(TIE, TCIE, RIE, ILIE)
VREGCTRL (LVIE)
PITINTE (PINTE0)
PITINTE (PINTE1)
PITINTE (PINTE2)
PITINTE (PINTE3)
RAMWPC (AVIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
XGMCTL (XGIE)
Local Enable
IBCR (IBIE)
SCI3CR2
SCI4CR2
SCI5CR2
None
75