ADWPCIXRSKU20 Intel, ADWPCIXRSKU20 Datasheet - Page 118

• Manufacturer Part Number: ADWPCIXRSKU20
• Manufacturer: Intel

Specifications of ADWPCIXRSKU20

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Platform Management
is unable to respond immediately to a host request. In this case, “Not Ready” is indicated in one
of two ways:
5.2.20.5
The IPMI Specification v1.5 defines how IPMI messages, encapsulated in RMCP packet format,
can be sent to and from the mBMC. This capability allows a remote console application to
access the mBMC and perform the following operations:
In addition, the mBMC supports LAN alerting in the form of SNMP traps that conform to the IPMI
Platform Event Trap (PET) format.
118
The host interface bandwidth is limited by the bus clock and mBMC latency. To meet the
device latency, the mBMC slows the bus periodically by extending the SMBus clock low
interval (SCLH). It is recommended to have a point-to-point connection between the host
and mBMC.
If the mBMC is in the middle of a LAN or peripheral device communication, or if a
response to the host request is not yet ready, the mBMC does not acknowledge the
device address (“NACK”). This forces the host software to stop and restart the session.
The minimum interval between two sessions should be 500 microseconds.
Chassis Control, e.g., get chassis status, reset chassis, power-up chassis, power-down
chassis
Get system sensor status
Get and set system boot options
Get Field Replaceable Unit (FRU) information
Get System Event Log (SEL) entries
Get Sensor Data Records (SDR)
Set Platform Event Filtering (PEF)
Set LAN configurations
LAN Interface
Number of Sessions
Number of Users
User
User Password
Privilege Levels
Authentication Types
Number of LAN Alert Destinations
Address Resolution Protocol (ARP)
LAN Channel Capability
Table 56. LAN Channel Capacity
Intel order number C91056-002
1
1
Name NULL (anonymous)
Configurable
User, Operator, Administrator
None, Straight Password, MD5
1
Gratuitous ARP
Options
Intel® Server Board SE7320VP2
Revision 2.1