ADWPCIXRSKU20 Intel, ADWPCIXRSKU20 Datasheet - Page 44

no-image

ADWPCIXRSKU20

Manufacturer Part Number
ADWPCIXRSKU20
Description
Manufacturer
Intel
Datasheet

Specifications of ADWPCIXRSKU20

Lead Free Status / Rohs Status
Supplier Unconfirmed
Functional Architecture
3.4.2.3
The table below recommends the logical interrupt mapping of interrupt sources on the Server
Board SE7320VP2. The actual interrupt map is defined using configuration registers in the
6300ESB ICH.
44
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ8
IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
IRQ15
ISA Interrupt
Legacy Interrupt Sources
8254 Counter 0, MMT#0
Keyboard
8259 #2 cascade (In APIC mode 8254 Counter 0)
Serial port A
Serial port B
Parallel Port (Not implemented)
Floppy
Parallel port, generic (Not implemented)
RTC, MMT#1
Option for PIRQx, SCI, TCO, boot interrupt
Option for PIRQx, SCI, TCO
Option for PIRQx, SCI, TCO, MMT#2
PS2 Mouse
FERR# Logic
Primary IDE (legacy mode)
Secondary IDE (legacy mode)
Intel order number C91056-002
Table 11. Interrupt Definitions
Description
Intel® Server Board SE7320VP2
Revision 2.1