R4F24278NVFQU Renesas Electronics America, R4F24278NVFQU Datasheet - Page 255

• Manufacturer Part Number: R4F24278NVFQU
• Description: MCU 512K/48K 2.7-5.5V 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24278NVFQU

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 33MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, Smart Card, SPI, SSU, UART/USART
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 98
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

H8S/2427, H8S/2427R, H8S/2425 Group
7.6.8
In the address/data multiplexed I/O interface, extension cycles can be inserted before and after the
data cycle. For details, see section 7.5.6, Extension of Chip Select (CS) Assertion Period. Figure
7.31 shows an example of the timing when the chip select assertion period is extended in the data
cycle.
REJ09B0565-0100 Rev. 1.00
Jul 22, 2010
Read
Write
Figure 7.31 Example of Timing when Chip Select Assertion Period Is Extended
Notes: 1. n = 6, 7
AD15 to AD8
AD15 to AD8
Address bus
AD7 to AD0
AD7 to AD0
Extension of Chip Select (CS) Assertion Period in Data Cycle
2. When RDNn = 0
HWR
LWR
CSn
AH
RD
φ
Tma1
Address cycle
Address
Address
Address
Address
Tma2
in Data Cycle
Th
T1
Data cycle
Write data
Write data
T2
Section 7 Bus Controller (BSC)
Read
Read
data
data
Tt
Page 225 of 1448