R4F24278NVFQU Renesas Electronics America, R4F24278NVFQU Datasheet - Page 536

no-image

R4F24278NVFQU

Manufacturer Part Number
R4F24278NVFQU
Description
MCU 512K/48K 2.7-5.5V 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheet

Specifications of R4F24278NVFQU

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
33MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, Smart Card, SPI, SSU, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
98
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24278NVFQU
Manufacturer:
REALTEK
Quantity:
2 300
Part Number:
R4F24278NVFQU
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 10 Data Transfer Controller (DTC)
10.2.9
DTCVBR is a 32-bit register that specifies the base address for vector table address calculation.
Bits 31 to 24 and 11 to 0 are fixed to 0 and cannot be modified.
The initial value of DTCVBR is H'00000000.
10.2.10 DTC Control Register (DTCCR)
DTCCR enables or disables DTC activation by software.
Page 506 of 1448
Bit
7
6
Bit Name
SWDTE
SWDTIE
DTC Vector Base Register (DTCVBR)
Initial Value
0
0
R/W
R/W
R/W
Description
DTC Software Activation Enable
Setting this bit to 1 activates the DTC. The value
set in DTVECR is used as the vector number. This
bit is cleared to 0 when data transfer ends.
Set the vector number to DTVECR, set this bit to
1, and then confirm the value in DTVECR again. If
the value in DTVECR does not match the vector
number that has been set, this means that an
interrupt has occurred before this bit was set to 1.
In this case, set the vector number in DTVECR
again and then set this bit to 1.
Only 1 can be written to this bit.
[Clearing condition]
DTC Software Activation Interrupt Enable
Setting this bit to 1 enables a software activated
data transfer end interrupt request sent to the
CPU.
When the data transfer performed by software
activating the DTC has ended
H8S/2427, H8S/2427R, H8S/2425 Group
REJ09B0565-0100 Rev. 1.00
Jul 22, 2010

Related parts for R4F24278NVFQU