CD2231 Intel Corporation, CD2231 Datasheet - Page 126

• Manufacturer Part Number: CD2231
• Description: CD2231 Intelligent Two-channel Lan And Wan Communications Controller
• Manufacturer: Intel Corporation

CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
8.5.2.2
126
Register Name: RIR
Register Description: Receive Interrupt
Default Value: x’00
Access: Byte Read only
Bit 7
Ren
Note: Bit 7 of the register is always read back as ‘0’. When each of the three Priority Interrupt Level
registers is programmed with the same value, they are internally prioritized, with receive as the
highest priority, followed by transmit and modem.
Receive Interrupt Register (RIR)
Bit 7
Bit 6
Bit 5
Bit 4
Bits 3:2
Bit 1
Bit 0
Bit 6
Ract
Ren
Receive enable is set by the CD2231 to initiate a receive interrupt request sequence.
It is cleared during a valid receive interrupt acknowledge cycle.
Ract
Receive active is set automatically when Ren is set, and the Fair Share logic allows
the assertion of a receive interrupt request. It is cleared when the host CPU writes to
the Receive End of Interrupt register.
Reoi
Receive end of interrupt is set automatically when the host CPU writes to the
Receive End of Interrupt register while in a receive interrupt routine.
Reserved – always returns ‘0’ when read.
Rvct [1:0]
Receive vector bits are set by the CD2231 to provide the lower two bits of the vector
supplied to the host CPU during an interrupt acknowledge cycle. Receive good data
vector is decoded as follows: Rvct [1] = 1, and Rvct [0] = 1. Receive exception vec-
tor is decoded as follows: Rvct [1] = 0, and Rvct [0] = 0.
Reserved – always returns ‘0’ when read.
Rcn [0]
Receive channel number is set by the CD2231 to indicate the channel requiring
receive interrupt service.
Bit 5
Reoi
Ren
0
1
1
0
0
Bit 4
0
Ract
0
0
1
1
0
Rvct [1]
Bit 3
Reoi
0
0
0
0
1
Idle
Receive interrupt requested, but not
asserted
Receive interrupt asserted
Receive interrupt acknowledged
Receive interrupt service routine completed
Rvct [0]
Bit 2
Sequence of Events
Motorola Hex Address: x’ED
Bit 1
0
Intel Hex Address: x’EF
Datasheet
Rcn [0]
Bit 0