CD2231 Intel Corporation, CD2231 Datasheet - Page 39

no-image

CD2231

Manufacturer Part Number
CD2231
Description
CD2231 Intelligent Two-channel Lan And Wan Communications Controller
Manufacturer
Intel Corporation
Datasheet
5.2.4
5.2.4.1
Datasheet
Receive Good Data
Break detect
Framing error
Parity error
Receive timeout, no data
Special character match
Transmitter empty
Tx FIFO threshold
Receive overrun
Clear detect
CRC error
Residual bit count
Receive abort
End of frame
Transmit underrun
Bus error
End of buffer
Table 2. Transmit and Receive Interrupt Service Requests
Interrupt Cause
Hardware Signals and IACK Cycles
The IACK (interrupt acknowledge) bus cycle begins with the IACKIN* (interrupt acknowledge in)
and DS* asserted, and a value matching the appropriate PILR contents on the least-significant
seven address bus bits, A[6:0]. If the IACK cycle is valid (that is, the PILR values match), the
corresponding vector from the interrupting channel LIVR is driven onto the data bus and DTACK*
is asserted. DTACK* is released after DS* is removed.
Figure 4 on page 38
read cycle, except that IACKIN* is active and CS* is inactive.
The three IREQn* pins are open-drain outputs requiring external pull-up resistors, nominally 4.7
k . The IACKOUT* (interrupt acknowledge out) is used to form a daisy chain in systems with
more than one CD2231.
Programming the PILR Registers
The three PILRs (Priority Interrupt Level Registers) must be programmed with values that
correspond to the least-significant seven address bits present on A[6:0] during the interrupt
acknowledge bus cycle. Some CPUs output the priority level of the interrupts that are being
acknowledged on the bus during the IACK cycle. In these systems the three PILR values are
unique. In other systems that do not use this scheme, the PILR values can be the same or different
depending on the specific design. When all of the PILRs contain the same value and multiple
IREQn* lines are asserted, the CD2231 imposes the following priority scheme to determine which
interrupt request are acknowledged:
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
ASYNC
shows the interrupt acknowledge cycle timing. It is similar to the basic host
HDLC
PPP
SLIP
MNP 4
Not in DMA mode
Not in DMA mode
DMA mode only
DMA mode only
Comments
39

Related parts for CD2231