MT312 Zarlink Semiconductor, MT312 Datasheet - Page 35

no-image

MT312

Manufacturer Part Number
MT312
Description
Satellite Channel Decoder
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT3123AQAR
Quantity:
3 797
Part Number:
MT312C
Manufacturer:
ZARLINK
Quantity:
20 000
Part Number:
MT312C CG
Manufacturer:
MICRON
Quantity:
13
Part Number:
MT312CCG
Manufacturer:
ZARLINK
Quantity:
20 000
6.2.4
bits7-6:
bit-5:
bit-4:
bit-3:
bit-2:
bit-1:
bit-0:
6.2.5
B[7:5]: MIN_PULS_PER Minimum Pulse Period.
DISEQC2_CTRL1
DISEQC2_CTRL2
bit-7-5:
000
001
010
011
NAME
NAME
DISEQC2 control 1 registers 121 (R/W)
DISEQC2 Control 2 registers 122 (R/W)
MIN_TONE_PER
Send extended pulse to the Status pin 52. This is a test or diagnostics bit. If it is set to 1, then the cleaned
DISEQC2 reset only the DISEQC2 receive module. Automatically set low again after use.
This is the software (partial) reset for DISEQC2 module. If this is set to 1 in the DISEQC2 listen (or
Interrupt enable for bit-3 of DISEQC2_INT STAT register 118.
Interrupt enable for bit-2 of DISEQC2_INT STAT register 118.
Interrupt enable for bit-1 of DISEQC2_INT STAT register 118.
Interrupt enable for bit-0 of DISEQC2_INT STAT register 118.
Bits-0 and bit-3 are interrupt enables. These determine whether bits-0 to bit-3 of DISEQC2_INT (register
Note that buffer overflow interrupt does not have an interrupt enable and hence this cannot be brought
up and extended pulse stream is sent to the status pin so that it can be recorded or observed.
receive) period, any listen operations will be aborted and DISEQC2 will wait until the end of the next
transmission to expect a reply.
Note that the host starting the next DISEQC2 transmission will have a similar effect to writing bit 4.
118, see page 37) have any impact on the pin IRQ 57 of the MT312.
out to the IRQ pin.
24 * DISEQC_RATIO
25 * DISEQC_RATIO
26 * DISEQC_RATIO
27 * DISEQC_RATIO
MIN_PULS_PER
ADR
ADR
121
122
bit-7
bit-7
MIN_PULS_PER
algorithm.
Minimum Tone Period, for controlling (or fine tuning) the DiSEqC™ 2 receive
bit-6
bit-6
B7-6:
00
01
10
11
bit-5
bit-5
Zarlink Semiconductor Inc.
DISEQC2_CTRL1[7:0]
3.875 * DISEQC_RATIO
3.75 * DISEQC_RATIO
3.0 * DISEQC_RATIO
3.0 * DISEQC_RATIO
MT312
MIN_TONE_PER
bit-4
bit-4
TONE_EXT_PER
35
bit-3
bit-3
bit-2
bit-2
MAX_TONE_PER
bit-1
bit-1
bit-0
bit-0
R/W
Design Manual
R/W
Def hex
00
Def hex
D4

Related parts for MT312