r4f2426 Renesas Electronics Corporation., r4f2426 Datasheet - Page 1006

no-image

r4f2426

Manufacturer Part Number
r4f2426
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVZFQV
Manufacturer:
REA
Quantity:
150
Part Number:
r4f24268NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 17 A/D Converter
17.4.3
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input when the A/D conversion start delay time (t
1, then starts A/D conversion. Figure 17.6 shows the A/D conversion timing. Tables 17.5 and 17.6
show the A/D conversion time.
As shown in figure 17.6, the A/D conversion time (t
time (t
write access to ADCSR. The total conversion time therefore varies within the ranges indicated in
tables 17.5 and 17.6.
In scan mode, the values given in tables 17.5 and 17.6 apply to the first conversion time. The
values given in table 17.7 apply to the second and subsequent conversions. In either case, bit
EKCKS in ADCSR, and bits CKS1 and CKS0 in ADCR should be set so that the conversion time
is within the ranges indicated by the A/D conversion characteristics.
Rev. 1.00 Sep. 19, 2008 Page 978 of 1270
REJ09B0466-0100
D
) and the input sampling time (t
Input Sampling and A/D Conversion Time
Address
Write signal
Input sampling
timing
ADF
[Legend]
(1):
(2):
t
t
t
D:
SPL
CONV
:
: A/D conversion time
ADCSR write cycle
ADCSR address
A/D conversion start delay time
Input sampling time
Figure 17.6 A/D Conversion Timing
(1)
(2)
t
D
SPL
). The length of t
t
SPL
D
) passes after the ADST bit in ADCSR is set to
CONV
t
CONV
) includes the A/D conversion start delay
D
varies depending on the timing of the

Related parts for r4f2426