r4f2426 Renesas Electronics Corporation., r4f2426 Datasheet - Page 230

no-image

r4f2426

Manufacturer Part Number
r4f2426
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVZFQV
Manufacturer:
REA
Quantity:
150
Part Number:
r4f24268NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 6 Bus Controller (BSC)
Both extension state T
basic bus cycle, or only one of these, can be specified for individual areas. Insertion or non-
insertion can be specified for the T
register, and for the T
6.6
If areas 6 and 7 of the external address space are specified as address/data multiplexed I/O space
in this LSI, the address/data multiplexed I/O interfacing can be performed. In the address/data
multiplexed I/O interface, peripheral LSIs that require address/data multiplexing can be connected
directly to this LSI.
6.6.1
In the address/data multiplexed I/O interface, areas 6 and 7 are designated as the address/data
multiplexed I/O space by setting the MPXE bit in MPXCR to 1.
6.6.2
With the address/data multiplexed I/O space, the data bus and address bus are multiplexed. Table
6.4 shows the relation between the bus width and corresponding address output.
Table 6.4
Rev. 1.00 Sep. 19, 2008 Page 202 of 1270
REJ09B0466-0100
Bus
Width
8 bits
16 bits
Cycle
Address
Data
Address
Data
Address/Data Multiplexed I/O Interface
Setting Address/Data Multiplexed I/O Space
Address/Data Multiplexing
Multiplexed Address/Data
PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 PE7 PE6 PE5 PE4 PE3 PE2 PE1 PE0
A7
D15
A15
D15
t
h
A6
D14
A14
D14
state with the lower 8 bits (CSXT7 to CSXT0).
inserted before the basic bus cycle and extension state T
A5
D13
A13
D13
A4
D12
A12
D12
h
state with the upper 8 bits (CSXH7 to CSXH0) in the CSACR
A3
D11
A11
D11
A2
D10
A10
D10
A1
D9
A9
D9
A0
D8
A8
D8
Data Pins
A7
D7
A6
D6
A5
D5
A4
D4
A3
D3
t
inserted after the
A2
D2
A1
D1
A0
D0

Related parts for r4f2426