r4f2426 Renesas Electronics Corporation., r4f2426 Datasheet - Page 151

no-image

r4f2426

Manufacturer Part Number
r4f2426
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24268NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24268NVZFQV
Manufacturer:
REA
Quantity:
150
Part Number:
r4f24268NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24269NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
5.4
5.4.1
The H8S/2426 Group and H8S/2426R Group each have seventeen external interrupts: NMI and
IRQ15 to IRQ0. The H8S/2424 Group has nine external interrupts: NMI and IRQ7 to IRQ0. These
interrupts can be used to restore the chip from software standby mode.
NMI Interrupt: Nonmaskable interrupt request (NMI) is the highest-priority interrupt, and is
always accepted by the CPU regardless of the interrupt control mode or the status of the CPU
interrupt mask bits. The NMIEG bit in INTCR can be used to select whether an interrupt is
requested at a rising edge or a falling edge on the NMI pin.
IRQn Interrupts (n = 0 to 15 for H8S/2426 Group and H8S/2426R Group, n = 0 to 7 for
H8S/2424 Group): An IRQn interrupt is requested by an input signal at the IRQn pin. The IRQn
interrupts have the following features:
• Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling
• Enabling or disabling of IRQn interrupt requests can be selected with IER.
• The interrupt priority level can be set with IPR.
• The status of IRQn interrupt requests is indicated in ISR. ISR flags can be cleared to 0 by
When IRQn interrupt requests occur at low level of the IRQn pin, the corresponding IRQ pin
should be held low until an interrupt handling starts. Then the corresponding IRQ pin should be
set to high in the interrupt handling routine and clear the IRQnF bit in ISR to 0. Interrupts may not
be executed when the corresponding IRQ pin is set to high before the interrupt handling starts.
Detection of IRQn interrupts does not depend on whether the relevant pin has been set for input or
output. However, when a pin is used as an external interrupt input pin, do not clear the
corresponding DDR to 0 and use the pin as an I/O pin for another function.
edge, rising edge, or both edges, at the IRQn pin.
software.
Interrupt Sources
External Interrupts
Rev. 1.00 Sep. 19, 2008 Page 123 of 1270
Section 5 Interrupt Controller
REJ09B0466-0100

Related parts for r4f2426