mfr4300 Freescale Semiconductor, Inc, mfr4300 Datasheet - Page 140

• Manufacturer Part Number: mfr4300
• Description: Flexray Communication Controllers
• Manufacturer: Freescale Semiconductor, Inc

FlexRay Module (FLEXRAYV2)
3.4.3.7.2
The application can access the receive FIFO at any time using the values provided in the
Read Index Register (RFARIR)
Receive FIFO A Read Index Register
Interrupt Flag FNEAIF in the
FIFO B Read Index Register (RFBRIR)
Flag FNEBIF in the
related read index. If the read index has reached the last FIFO entry, it wraps back to the FIFO start index.
3.4.4
The FlexRay module supports a wide range of possible layouts for the FRM.
example layout. The following set of rules applies to the layout of the FRM:
The FRM contains three areas: the message buffer header area, the message buffer data area, and the sync
frame table area. The areas are described in this section.
140
•
•
•
•
•
•
•
•
•
•
Receive FIFO Start Index Register (RFSIR)
Receive FIFO Depth and Size Register (RFDSR)
Receive FIFO Message ID Acceptance Filter Value Register (RFMIDAFVR)
Receive FIFO Message ID Acceptance Filter Mask Register (RFMIAFMR)
Receive FIFO Frame ID Rejection Filter Value Register (RFFIDRFVR)
Receive FIFO Frame ID Rejection Filter Mask Register (RFFIDRFMR)
Receive FIFO Range Filter Configuration Register (RFRFCFR)
The FRM is a contiguous region.
The maximum size of the FRM is 6 Kbytes.
The FRM starts at address 0x800.
FlexRay Memory Layout
Receive FIFO Control Data
The read index is incremented or wrapped on each update, even if the FIFO
is empty. The update of an empty fifo results in an non-empty FIFO and the
FIFO non-empty FIFO is set to ‘1’.
Global Interrupt Flag and Enable Register
Global Interrupt Flag and Enable Register
and
Receive FIFO B Read Index Register
(RFARIR), the application must write ‘1’ to the FIFO A Not Empty
the application must write ‘1’ to the FIFO B Not Empty Interrupt
MFR4300 Data Sheet, Rev. 3
NOTE
(GIFER). Each update increments the
(GIFER). To update the
(RFBRIR). To update the
Figure 3-101
Freescale Semiconductor
Receive FIFO A
shows an
Receive