LSI53C875 LSI Logic, LSI53C875 Datasheet - Page 125
LSI53C875
Manufacturer Part Number
LSI53C875
Description
PCI to Ultra SCSI I/O Processor
Manufacturer
LSI Logic
Datasheet
1.LSI53C875.pdf
(314 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSI53C875-160QFP
Manufacturer:
LSI
Quantity:
20 000
Company:
Part Number:
LSI53C875J
Manufacturer:
NS
Quantity:
4 490
Part Number:
LSI53C875J
Manufacturer:
LSILOGIC
Quantity:
20 000
- Current page: 125 of 314
- Download datasheet (3Mb)
Register: 0x02 (0x82)
SCSI Control Two (SCNTL2)
Read/Write
SDU
CHM
SDU
7
0
Note:
CHM
6
0
Writing to this register while not connected may cause the
loss of a selection/reselection by resetting the Connected
bit.
The determination of whether the transfer is a send or
receive is made according to the value written to the I/O
bit in
self-clearing. Do not set it for low level operation.
SCSI Disconnect Unexpected
This bit is valid in the initiator mode only. When this bit is
set, the SCSI core is not expecting the SCSI bus to enter
the Bus Free phase. If it does, an unexpected disconnect
error is generated (see the Unexpected Disconnect bit in
the
During normal SCRIPTS mode operation, this bit is set
automatically whenever the SCSI core is reselected, or
successfully selects another SCSI device. The SDU bit
should be cleared with a register write (move 0x00 to
SCNTL2) before the SCSI core expects a disconnect to
occur, normally prior to sending an Abort, Abort Tag, Bus
Device Reset, Clear Queue or Release Recovery
message, or before deasserting SACK/ after receiving a
Disconnect command or Command Complete message.
Chained Mode
This bit determines whether or not the SCSI core is
programmed for chained SCSI mode. This bit is
automatically set by the Chained Block Move (CHMOV)
SCRIPTS instruction and is automatically cleared by the
Block Move SCRIPTS instruction (MOVE).
Chained mode is primarily used to transfer consecutive
wide data blocks. Using chained mode facilitates partial
receive transfers and allows correct partial send behav-
ior. When this bit is set and a data transfer ends on an
SCSI Interrupt Status Zero (SIST0)
SLPMD SLPHBEN
SCSI Output Control Latch
5
0
4
0
WSS
3
0
VUE0
(SOCL). This bit is
2
0
register, bit 2).
VUE1
1
0
WSR
0
0
5-9
7
6
Related parts for LSI53C875
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
LR33000 Self-Embedding Processor
Manufacturer:
LSI [LSI Computer Systems]
Datasheet:
Part Number:
Description:
LSI for 16 CH Multiplexing
Manufacturer:
Mitsubishi
Datasheet:
Part Number:
Description:
DVD Recorder System Processor
Manufacturer:
LSI Logic
Datasheet:
Part Number:
Description:
DVD Recorder System Processor
Manufacturer:
LSI Logic
Datasheet:
Part Number:
Description:
Servo / Video Decoder and System Processor
Manufacturer:
LSI Logic
Datasheet:
Part Number:
Description:
Mpeg-2 Audio/video Decoder
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Decoder Technical Manual 5/97
Manufacturer:
LSI Logic Corporation
Datasheet:
Part Number:
Description:
Satellite Receiver
Manufacturer:
LSI Logic Corporation
Datasheet: