HD6417618 RENESAS [Renesas Technology Corp], HD6417618 Datasheet - Page 75

• Manufacturer Part Number: HD6417618
• Description: 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Note:
• Logic Operation Instructions
Instruction
SUBC Rm,Rn
SUBV Rm,Rn
Instruction
AND
AND
AND.B #imm,@(R0,GBR)
NOT
OR
OR
OR.B #imm,@(R0,GBR)
TAS.B @Rn
TST
TST
TST.B #imm,@(R0,GBR)
XOR
XOR
XOR.B #imm,@(R0,GBR)
*
Rm,Rn
#imm,R0
Rm,Rn
Rm,Rn
#imm,R0
Rm,Rn
#imm,R0
Rm,Rn
#imm,R0
Indicates the number of execution cycles for normal operation. The values in
parentheses indicate the number of execution cycles when conflicts occur with the
previous or next instruction.
Operation
Rn-Rm–T → Rn,
Borrow → T
Rn-Rm → Rn,
Underflow → T
Operation
Rn & Rm → Rn
R0 & imm → R0
(R0 + GBR) & imm →
(R0 + GBR)
~Rm → Rn
Rn | Rm → Rn
R0 | imm → R0
(R0 + GBR) | imm →
(R0 + GBR)
If (Rn) is 0, 1 → T;
1 → MSB of (Rn)
Rn & Rm; if the result
is 0, 1 → T
R0 & imm; if the result
is 0, 1 → T
(R0 + GBR) & imm;
if the result is 0, 1 → T
Rn ^ Rm → Rn
R0 ^ imm → R0
(R0 + GBR) ^ imm →
(R0 + GBR)
Code
0011nnnnmmmm1010
0011nnnnmmmm1011
Code
0010nnnnmmmm1001
11001001iiiiiiii
11001101iiiiiiii
0110nnnnmmmm0111
0010nnnnmmmm1011
11001011iiiiiiii
11001111iiiiiiii
0100nnnn00011011
0010nnnnmmmm1000
11001000iiiiiiii
11001100iiiiiiii
0010nnnnmmmm1010
11001010iiiiiiii
11001110iiiiiiii
Rev. 6.00 Jun. 12, 2007 Page 43 of 610
Execution
Cycles
1
1
3
1
1
1
3
4
1
1
3
1
1
3
Execution
Cycles
1
1
REJ09B0131-0600
Section 2 CPU
T Bit
Borrow
Overflow
T Bit







Test result
Test result
Test result
Test result


