H8S-2350 RENESAS [Renesas Technology Corp], H8S-2350 Datasheet - Page 216

• Manufacturer Part Number: H8S-2350
• Description: 16-Bit Single-Chip Microcomputer
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 6 Bus Controller
(2) Write after Read
If an external write occurs after an external read while the ICIS0 bit in BCRH is set to 1, an idle
cycle is inserted at the start of the write cycle.
Figure 6.32 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an
idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and
the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.
Rev. 3.00 Sep 15, 2006 page 182 of 988
REJ09B0330-0300
Address bus
CS (area A)
CS (area B)
Data bus
HWR
RD
(a) Idle cycle not inserted
T
1
Bus cycle A
(ICIS1 = 0)
T
Figure 6.32 Example of Idle Cycle Operation (2)
2
T
floating time
3
Long output
Bus cycle B
T
1
T
2
Data
collision
Address bus
CS (area A)
CS (area B)
Data bus
HWR
RD
T
(b) Idle cycle inserted
1
Bus cycle A
(Initial value ICIS1 = 1)
T
2
T
3
T
I
Bus cycle B
T
1
T
2