HD6417708SF60 Renesas Electronics America, HD6417708SF60 Datasheet - Page 189

IC SUPERH MPU ROMLESS 144LQFP

HD6417708SF60

Manufacturer Part Number
HD6417708SF60
Description
IC SUPERH MPU ROMLESS 144LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417708SF60

Core Processor
SH-2
Core Size
32-Bit
Speed
60MHz
Connectivity
EBI/EMI, SCI, SmartCard
Peripherals
POR, WDT
Number Of I /o
8
Program Memory Type
ROMless
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Ram Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417708SF60
Manufacturer:
HITACHI
Quantity:
2 400
Part Number:
HD6417708SF60
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417708SF60
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6417708SF60
Manufacturer:
HIT
Quantity:
330
Part Number:
HD6417708SF60I
Manufacturer:
ACCMICRO
Quantity:
144
Part Number:
HD6417708SF60V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417708SF60V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
5. The frequency of the peripheral clock (P ) becomes:
6. The output frequency of PLL circuit 1 is the product of the CKIO frequency and the
7.
Note: SH7708R only
8. For more in formation about the range of usable freguencies for each clock operating mode,see
multiplication ratio of PLL circuit 1. This frequency should be equal to or lower than 60
MHz(SH7708, SH7708S) / 100 MHz(SH7708R).
and
control register. The on/off state of PLL circuit 2 is determined by the mode. 3 multiplication
of PLL circuit 1 and
table 9.4.
1, 2, 3* or 4 can be used as the multiplication ratio of PLL circuit 1. 1, 1/2, 1/3*,
1/4 can be selected as the division ratios of dividers 1 and 2. Set the rate in the frequency
Do not set the internal clock frequency lower than the CKIO pin frequency.
The product of the frequency of the CKIO pin, the frequency multiplication ratio of
PLL circuit 1, and the division ratio of divider 2 when the clock operating mode is 0–2
or 7.
The product of the frequency of the CKIO pin and the division ratio of divider 2 when
the clock operating mode is 3 and 4.
The peripheral clock frequency should not be set higher than the frequency of the CKIO
pin, higher than 30 MHz(SH7708, SH7708S) / 33.3 MHz(SH7708R), or lower than 1/4
(SH7708, SH7708S) / 1/8(SH7708R) the internal clock (I ).
1/3 of dividers 1 and 2 are not supported in emulator.
169

Related parts for HD6417708SF60