ST92F150JDV1QC STMicroelectronics, ST92F150JDV1QC Datasheet - Page 324

• Manufacturer Part Number: ST92F150JDV1QC
• Description: IC MCU 128K FLASH 100-PQFP
• Manufacturer: STMicroelectronics
• Series: ST9r

Specifications of ST92F150JDV1QC

• Core Processor: ST9
• Core Size: 8/16-Bit
• Speed: 24MHz
• Connectivity: CAN, I²C, LIN, SCI, SPI
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 77
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 100-QFP
• Processor Series: ST92F15x
• Core: ST9
• Data Bus Width: 8 bit, 16 bit
• Data Ram Size: 6 KB
• Interface Type: CAN, I2C, SCI, SPI
• Maximum Clock Frequency: 24 MHz
• Number Of Programmable I/os: 80
• Number Of Timers: 5 x 16 bit
• Operating Supply Voltage: 4.5 V to 5.5 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST92F150-EPB
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 16 bit x 10 bit
• Case: QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-2137

J1850 Byte Level Protocol Decoder (JBLPD)
J1850 BYTE LEVEL PROTOCOL DECODER (Cont’d)
324/429
9
reset value
reset value
reset value
reset value
reset value
CONTROL
reset value
reset value
reset value
reset value
reset value
reset value
reset value
reset value
reset value
reset value
reset value
OPTIONS
RXDATA
STATUS
TXDATA
CLKSEL
Register
ERROR
PADDR
CREG0
CREG1
CREG2
CREG3
TXOP
PRLR
IMR
IVR
Address
FAh
FBh
FCh
FDh
FEh
FFh
F0h
F1h
F2h
F3h
F4h
F5h
F6h
F7h
F8h
F9h
ERR_M
INPOL
RXD7
MLC3
ADR7
TXD7
PRL2
ERR
TTO
4X
JE
V7
b7
b7
b7
b7
7
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
NBSYMS
TRDY_M
TRDY
RXD6
MLC2
ADR6
TDUF
TXD6
PRL1
JDIS
V6
b6
b6
b6
b6
1
0
0
1
0
0
0
0
x
x
x
x
x
x
x
x
-
DMASUSP
RDRF_M
FREQ5
RDRF
RDOF
RXD5
MLC1
ADR5
TXD5
PRL0
NFL
V5
b5
b5
b5
b5
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
x
LOOPB
FREQ4
TLA_M
JDLY4
RXD4
MLC0
ADR4
TXD4
TRA
SLP
TLA
V4
b4
b4
b4
b4
0
x
x
0
0
0
x
0
x
1
0
0
x
x
x
x
RXD_M
FREQ3
RSEL3
JDLY3
RBRK
TXD3
RXD3
ADR3
RDT
V3
b3
b3
b3
b3
0
x
x
0
0
0
x
0
x
0
0
0
x
x
x
x
-
-
EODM_M
FREQ2
RSEL2
EODM
JDLY2
CRCE
RXD2
ADR2
TXD2
OP2
EV2
b2
b2
b2
b2
0
x
x
0
0
0
x
0
x
0
0
0
x
x
x
x
-
EOFM_M
REOBP
FREQ1
RSEL1
JDLY1
EOFM
RXD1
ADR1
TXD1
OP1
EV1
IFD
b1
b1
b1
b1
0
x
x
0
0
0
x
0
x
0
0
0
x
x
x
x
FREQ0
TEOBP
TXD_M
RSEL0
JDLY0
RXD0
ADR0
TXD0
IDLE
OP0
IBD
b0
b0
b0
b0
0
0
0
0
0
0
0
0
0
0
x
x
x
x
x
x
x
-