MC68LC060RC50 Freescale Semiconductor, MC68LC060RC50 Datasheet - Page 173

no-image

MC68LC060RC50

Manufacturer Part Number
MC68LC060RC50
Description
IC MPU 32BIT 68K 50MHZ 206-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68LC060RC50

Processor Type
M680x0 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
206-PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Bus Operation
7-18
abled, SAS is asserted during C2 to indicate that the processor immediately begins sam-
pling the terminations signals. Refer to 7.14.1 Acknowledge Termination Ignore State
Capability for details on this special mode.
Assuming that the acknowledge termination ignore state capability is disabled, the pro-
cessor samples the level of TA, TBI, and TCI and registers the current value on the data
bus at the end of C2. If TA is asserted, the transfer terminates and the data is passed to
the appropriate memory unit. If TA is not recognized asserted, the processor ignores the
data and inserts wait states instead of terminating the transfer. The processor continues
to sample TA, TBI, and TCI on successive rising edges of BCLK until TA is recognized
MISCELLANEOUS
NOTE: It is assumed that the acknowledge termination ignore state capability is disabled.
ATTRIBUTES
SIZ1–SIZ0
BS3–BS0
A31–A4
D31–D0
CIOUT
A1–A0
A3–A2
BCLK
R/W
CLA
SAS
TBI
TIP
TA
TS
Figure 7-15. Line Read Transfer Timing
C1
M68060 USER’S MANUAL
01
C2
C3
10
C4
11
C5
00
MOTOROLA

Related parts for MC68LC060RC50