TMP86C993XB(EYZ) Toshiba, TMP86C993XB(EYZ) Datasheet - Page 26

• Manufacturer Part Number: TMP86C993XB(EYZ)
• Description: EMULATION CHIP FOR TMP86F SSOP
• Manufacturer: Toshiba
• Series: -r

Specifications of TMP86C993XB(EYZ)

• Accessory Type: Adapter
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: TMP86F SSOP
• Other names: TMP86C993XB; TMP86C993XB

2.2
System Clock Controller
2.2.3.2
(XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-fre-
quency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and
SLEEP modes. The machine cycle time is 4/fc [s] in the NORMAL2 and IDLE2 modes, and 4/fs [s] (122
μs at fs = 32.768 kHz) in the SLOW and SLEEP modes.
frequency oscillator should be turned on at the start of a program.
(2)
(3)
(1)
(2)
(3)
Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22
The TLCS-870/C is placed in the single-clock mode during reset. To use the dual-clock mode, the low-
Dual-clock mode
halted; however on-chip peripherals remain active (Operate using the high-frequency clock).
by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt
master enable flag) is “1” (Interrupt enable), the execution will resume with the acceptance of the
interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF
is “0” (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode
start instruction.
peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected
with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.
IDLE0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = “1”, EF7
(TBT interrupt individual enable flag) = “1”, and TBTCR<TBTEN> = “1”, interrupt processing is
performed. When IDLE0 mode is entered while TBTCR<TBTEN> = “1”, the INTTBT interrupt latch
is set after returning to NORMAL1 mode.
the high-frequency clock and/or low-frequency clock.
clock and the low-frequency clock are operated. As the SYSCR2<SYSCK> becomes "1", the hardware
changes into SLOW2 mode. As the SYSCR2<SYSCK> becomes “0”, the hardware changes into NOR-
MAL2 mode. As the SYSCR2<XEN> becomes “0”, the hardware changes into SLOW1 mode. Do not
clear SYSCR2<XTEN> to “0” during SLOW2 mode.
clock. The CPU core and on-chip peripherals operate using the low-frequency clock.
In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are
IDLE1 mode is started by SYSCR2<IDLE> = "1", and IDLE1 mode is released to NORMAL1 mode
In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation.
This mode is enabled by SYSCR2<TGHALT> = "1".
When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the
When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again.
In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using
In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency
This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency
IDLE1 mode
IDLE0 mode
NORMAL2 mode
SLOW2 mode
SLOW1 mode
Page 12
TMP86FH92DMG