CN8236EBGB Mindspeed Technologies, CN8236EBGB Datasheet - Page 361
CN8236EBGB
Manufacturer Part Number
CN8236EBGB
Description
ATM SAR 155Mbps 3.3V ABR/CBR/GFR/UBR/VBR 388-Pin BGA
Manufacturer
Mindspeed Technologies
Datasheet
1.CN8236EBGB.pdf
(443 pages)
Specifications of CN8236EBGB
Package
388BGA
Traffic Class
ABR|CBR|GFR|UBR|VBR
Utopia Type
Level 1|Level 2
Host Interface
PCI
Maximum Data Rate
155 Mbps
Typical Operating Supply Voltage
3.3 V
Minimum Operating Supply Voltage
3 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CN8236EBGB
Manufacturer:
VIA
Quantity:
150
Company:
Part Number:
CN8236EBGB
Manufacturer:
CONEXANT
Quantity:
329
- Current page: 361 of 443
- Download datasheet (5Mb)
15.1.1 Segmentation Control Registers
Table 15-1. Table of Values for Segmentation Control Register Initialization (1 of 2)
28236-DSH-001-B
SEG_CTRL
(Segmentation Control
Register)
Register
SEG_ENABLE
SEG_RESET
VBR_OFFSET
SEG_GFC
DBL_SLOT
CBR_TUN
ADV_ABR_TMPLT
TX_FIFO_LEN
CLP0_EOM
OAM_STAT_ID
SEG_ST_HALT
SEG_LS_DIS
SEG_HS_DIS
TX_RND
TR_SIZE
15.0 SAR Initialization—Example Tables
The following tables provide an example CN8236 SAR initialization of control
registers, internal memory control structures, and external memory control
structures.
15.1 Segmentation Initialization
Before segmentation is enabled, the host must allocate and initialize all of the
segmentation control registers.
Field
Mindspeed Technologies
Initialized Value
0x10
0–1
0x4
0x0
0
0
0
1
1
1
0
0
0
0
1
Table 15-1
15
Must be set to a logic low until initialization of all
segmentation structures is complete. Set to a logic
high to commence segmentation process.
Use CONFIG0(GLOBAL_RESET) to initialize the SAR.
Schedule slot priority equals general priority.
Disable segmentation GFC processing.
Enable two word schedule slot entries.
Enable CBR traffic scheduling.
Enable per-connection MCR & ICR ABR parameters.
Set Transmit FIFO buffer depth to four cells.
Disable CLP on EOM processing.
OAM global status queue set to 16.
Disable status queue entry for a VCC halted with a
partially segmented buffer.
Enable local status queue full check.
Enable host status queue full check.
Round-robin transmit queue processing selected.
Transmit queue size set to 64 entries.
™
lists the initialized values for each field.
Notes
15-1
Related parts for CN8236EBGB
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Atm Servicesar Plus With Xbr Traffic Management
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
RS8234EBGC ATM XBR SAR
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM IMA 8.192Mbps 1.8V/3.3V 484-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
ATM SAR 622Mbps 3.3V ABR/CBR/GFR/UBR/VBR 456-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
RS8234EBGD ATM XBR SAR, ROHS
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
3-PORT T3/E3/STS-1 LIU WITH/ DJAT IC (ROHS)
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
ATM IMA 800Mbps 1.8V/3.3V 256-Pin BGA
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Framer SDH ATM/POS/STM-1 SONET/STS-3 3.3V 272-Pin BGA
Manufacturer:
Mindspeed Technologies
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet:
Part Number:
Description:
Manufacturer:
Mindspeed Technologies
Datasheet: