LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 24/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
Table 4.
Pin description
…continued
Symbol
Pin
[1]
P4[31]/CS1
193
[7]
ALARM
37
USB_D2
52
[1][8]
DBGEN
9
[1][9]
TDO
2
[1][8]
TDI
4
[1][8]
TMS
6
[1][8]
TRST
8
[1][9]
TCK
10
[1][8]
RTCK
206
RSTOUT
29
[10]
RESET
35
[7][11]
XTAL1
44
[7][11]
XTAL2
46
[7][12]
RTCX1
34
[7][12]
RTCX2
36
V
33, 63,
SSIO
77, 93,
114,
133, 148,
169, 189,
[7]
200
V
32, 84,
SSCORE
[7]
172
[7]
V
22
SSA
V
15, 60,
DD(3V3)
71, 89,
112,
125, 146,
165,
181,
[7]
198
n.c.
30, 117,
[7]
141
LPC2420_60
Product data sheet
Ball
Type
Description
[1]
A4
I/O
P4[31] — General purpose digital input/output pin.
O
CS1 — LOW active Chip Select 1 signal.
[7]
N1
O
ALARM — RTC controlled output. This is a 1.8 V pin. It goes HIGH
when a RTC alarm is generated.
U1
I/O
USB_D2 — USB port 2 bidirectional D line.
[1][8]
F4
I
DBGEN — JTAG interface control signal. Also used for boundary
scanning.
[1][9]
D3
O
TDO — Test data out for JTAG interface.
[1][8]
C2
I
TDI — Test data in for JTAG interface.
[1][8]
E3
I
TMS — Test Mode Select for JTAG interface.
[1][8]
D1
I
TRST — Test Reset for JTAG interface.
[1][9]
E2
I
TCK — Test Clock for JTAG interface. This clock must be slower than
1
of the CPU clock (CCLK) for the JTAG interface to operate.
6
[1][8]
C3
I/O
RTCK — JTAG interface control signal.
Note: LOW on this pin while RESET is LOW enables ETM pins
(P2[9:0]) to operate as Trace port after reset.
K3
O
RSTOUT — This is a 3.3 V pin. LOW on this pin indicates
LPC2420/2460 being in Reset state.
[10]
M2
I
external reset input: A LOW on this pin resets the device, causing
I/O ports and peripherals to take on their default states, and processor
execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
[7][11]
M4
I
Input to the oscillator circuit and internal clock generator circuits.
[7][11]
N4
O
Output from the oscillator amplifier.
[7][12]
K2
I
Input to the RTC oscillator circuit.
[7][12]
L2
O
Output from the RTC oscillator circuit.
L3, T5,
I
ground: 0 V reference for the digital I/O pins.
R9,
P12,
N16,
H14,
E15, A12,
[7]
B6, A2
K4, P10,
I
ground: 0 V reference for the core.
[7]
D12
[7]
J2
I
analog ground: 0 V reference. This should nominally be the same
voltage as V
SSIO
and error.
G3,
I
3.3 V supply voltage: This is the power supply voltage for the I/O
P6, P8,
ports.
U13,
P17,
K16,
C17,
B13,
C9,
[7]
D7
J4, L14,
I
not connected pins: These pins must be left unconnected (floating).
[7]
G14
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
/V
, but should be isolated to minimize noise
SSCORE
© NXP B.V. 2011. All rights reserved.
24 of 86