LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 7/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
Table 3.
Pin allocation table
Pin Symbol
Pin Symbol
17
P1[5]/ENET_TX_ER/
MCIPWR/PWM0[3]
Row B
1
P3[2]/D2
2
5
P1[1]/ENET_TXD1
6
9
P4[25]/WE
10
13
V
14
DD(3V3)
17
P2[0]/PWM1[1]/TXD1/
TRACECLK
Row C
1
P3[13]/D13
2
5
P3[9]/D9
6
9
V
10
DD(3V3)
13
P0[7]/I2STX_CLK/SCK1
14
/MAT2[1]
17
V
DD(3V3)
Row D
1
TRST
2
5
P3[11]/D11
6
9
P1[2]/ENET_TXD2/
10
MCICLK/PWM0[1]
13
P0[6]/I2SRX_SDA/
14
SSEL1/MAT2[0]
17
P2[4]/PWM1[5]/
DSR1/TRACESYNC
Row E
1
P0[26]/AD0[3]/
2
AOUT/RXD3
14
P2[1]/PWM1[2]/RXD1/
15
PIPESTAT0
Row F
1
P0[25]/AD0[2]/
2
I2SRX_SDA/TXD3
14
P4[11]/A11
15
Row G
1
P3[5]/D5
2
14
n.c.
15
LPC2420_60
Product data sheet
…continued
Pin Symbol
-
P3[10]/D10
3
V
7
SSIO
P4[29]/BLS3/
11
MAT2[1]/RXD3
P3[19]/D19/
15
PWM0[4]/DCD1
-
TDI
3
P3[22]/D22/
7
PCAP0[0]/RI1
P3[21]/D21/
11
PWM0[6]/DTR1
P0[9]/I2STX_SDA/
15
MOSI1/MAT2[3]
-
P3[28]/D28/
3
CAP1[1]/PWM1[5]
P0[3]/RXD0
7
P1[16]/ENET_MDC
11
P1[7]/ENET_COL/
15
MCIDAT1/PWM0[5]
-
TCK
3
V
16
SSIO
P3[4]/D4
3
P3[17]/D17/
16
PWM0[2]/RXD1
P0[24]/AD0[1]/
3
I2SRX_WS/CAP3[1]
P4[27]/BLS1
16
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
Pin Symbol
-
-
P3[1]/D1
4
P3[0]/D0
P4[30]/CS0
8
P4[24]/OE
P1[6]/ENET_TX_CLK/
12
P0[4]/I2SRX_CLK/RD2/
MCIDAT0/PWM0[4]
CAP2[0]
P4[14]/A14
16
P4[13]/A13
-
-
RTCK
4
P0[2]/TXD0
P1[8]/ENET_CRS_DV/
8
P1[10]/ENET_RXD1
ENET_CRS
P4[28]/BLS2/
12
P0[5]/I2SRX_WS/TD2/
MAT2[0]/TXD3
CAP2[1]
P3[18]/D18/
16
P4[12]/A12
PWM0[3]/CTS1
-
-
TDO
4
P3[12]/D12
V
8
P3[8]/D8
DD(3V3)
V
12
V
DD(DCDC)(3V3)
SSCORE
P2[2]/PWM1[3]/
16
P1[13]/ENET_RX_DV
CTS1/PIPESTAT1
-
-
TMS
4
P3[3]/D3
P2[3]/PWM1[4]/
17
P2[6]/PCAP1[0]/
DCD1/PIPESTAT2
RI1/TRACEPKT1
P3[29]/D29/
4
DBGEN
MAT1[0]/PWM1[6]
P2[5]/PWM1[6]/
17
P3[16]/D16/
DTR1/TRACEPKT0
PWM0[1]/TXD1
V
4
V
DD(3V3)
DDA
P2[7]/RD2/
17
P4[10]/A10
RTS1/TRACEPKT2
© NXP B.V. 2011. All rights reserved.
7 of 86