PEB3265 Infineon Technologies Corporation, PEB3265 Datasheet - Page 149

no-image

PEB3265

Manufacturer Part Number
PEB3265
Description
(PEB326x / PEB426x) Dual Channel Slicofi-2 / Slic Duslic
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB3265F
Manufacturer:
INFINEON
Quantity:
111
Part Number:
PEB3265F
Manufacturer:
D
Quantity:
44
Part Number:
PEB3265F V1.5
Manufacturer:
Infineon
Quantity:
853
Part Number:
PEB3265FV1.5
Manufacturer:
INFTEL
Quantity:
20 000
Part Number:
PEB3265H
Manufacturer:
Infineon
Quantity:
9
Part Number:
PEB3265H
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB3265H-V13
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
PEB3265HV1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3265HV1.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB3265HV1.5
Quantity:
2 416
Part Number:
PEB3265HV1.5
Manufacturer:
INF
Quantity:
20 000
Preliminary
Monitor Handshake Procedure
The monitor channel works in three states
– idle state:
– sending state:
– acknowledging:
A start of a transmission is initiated by a monitor transmitter in sending out an active MX
bit together with the first byte of data (the address of the receiver) to be transmitted in
the monitor channel.
The monitor channel remains in this state until the addressed monitor receiver
acknowledges the received data by sending out an active MR bit, which means that the
data transmission is repeated each 125 s frame (minimum is one repetition). During this
time the monitor transmitter evaluates the MR bit.
Flow control can only take place when the transmitter’s MX and the receiver’s MR bit are
in active state.
Since the receiver is capable to receive the monitor data at least twice (in two
consecutive frames), it is able to check for data errors. If two different bytes are received,
the receiver will wait for the receipt of two identical successive bytes (last look function).
A collision resolution mechanism (checking whether another device is trying to send data
during the same time) is implemented in the transmitter. This is done by looking for the
inactive (‘1’) phase of the MX bit and making a per-bit collision check on the transmitted
monitor data (check if transmitted ‘1’s are on DU/DD line; DU/DD line are open-drain
lines).
Any abort leads to a reset of the SLICOFI-2x command stack, the device is ready to
receive new commands.
To maximum speed during data transfers the transmitter anticipates the falling edge of
the receivers acknowledgment.
Due to the programming structure, duplex operation is not possible. It is not allowed to
send any data to the SLICOFI-2x, while transmission is active.
Data transfer to the SLICOFI-2x starts with a SLICOFI-2x-specific address byte (81
Attention: Each byte on the monitor channel has to be sent twice at least according to
the IOM-2 Monitor handshake procedure.
Data Sheet
A pair of inactive (set to ‘1’) MR and MX bits during two or more
consecutive frames: End of Message (EOM)
MX bit is activated (set to zero) by the monitor transmitter, together
with data bytes (can be changed) on the monitor channel
MR bit is set to active (set to zero) by the monitor receiver, together
with a data byte remaining in the monitor channel.
149
Interfaces
2000-07-14
DuSLIC
H
).

Related parts for PEB3265