S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 205

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
1
2.4.3.4
2.4.3.5
Freescale Semiconductor
Address 0x0003 (G1)
Address 0x0003 (G2, G3)
Address 0x0004 (G1)
Address 0x0004 (G2, G3)
Read: Anytime
Write: Anytime
Read: Anytime. The data source is depending on the data direction value.
Write: Anytime
DDRB
Field
Reset
Reset
Reset
Reset
7-0
W
W
W
W
R
R
R
R
Port B Data Direction—
This bit determines whether the associated pin is an input or output.
1 Associated pin configured as output
0 Associated pin configured as input
DDRB7
PC7
Port B Data Direction Register (DDRB)
0
0
0
Port C Data Register (PORTC)
0
0
0
7
7
7
7
DDRB6
PC6
0
0
0
0
0
0
6
6
6
6
Figure 2-5. Port B Data Direction Register (DDRB)
Table 2-25. DDRB Register Field Descriptions
Figure 2-6. Port C Data Register (PORTC)
MC9S12G Family Reference Manual, Rev.1.23
DDRB5
PC5
0
0
0
0
0
0
5
5
5
5
DDRB4
PC4
0
0
0
0
0
0
4
4
4
4
Description
DDRB3
PC3
3
0
3
0
0
3
0
3
0
0
DDRB2
PC2
0
0
0
0
0
0
2
2
2
2
Port Integration Module (S12GPIMV1)
DDRB1
Access: User read/write
Access: User read/write
PC1
Access: User read only
Access: User read only
0
0
0
0
0
0
1
1
1
1
DDRB0
PC0
0
0
0
0
0
0
0
0
0
0
207
1
1

Related parts for S9S12G128F0VLL