S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 655

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
19.4.2
The main part of the PWM module are the actual timers. Each of the timer channels has a counter, a period
register and a duty register (each are 8-bit). The waveform output period is controlled by a match between
the period register and the value in the counter. The duty is controlled by a match between the duty register
and the counter value and causes the state of the output to change during the period. The starting polarity
of the output is also selectable on a per channel basis. Shown below in
for the PWM timer.
19.4.2.1
Each PWM channel has an enable bit (PWMEx) to start its waveform output. When any of the PWMEx
bits are set (PWMEx = 1), the associated PWM output signal is enabled immediately. However, the actual
PWM waveform is not available on the associated PWM output until its clock source begins its next cycle
due to the synchronization of PWMEx and the clock source. An exception to this is when channels are
concatenated. Refer to
Freescale Semiconductor
Clock Source
PWMEx
(Clock Edge
PWM Channel Timers
PWM Enable
Sync)
Gate
The first PWM cycle after enabling the channel can be irregular.
Up/Down
Section 19.4.2.7, “PWM 16-Bit Functions”
8-Bit Counter
Figure 19-16. PWM Timer Channel Block Diagram
PWMCNTx
Q
Q
Reset
MC9S12G Family Reference Manual, Rev.1.23
T
R
NOTE
8-bit Compare =
8-bit Compare =
PWMPERx
PWMDTYx
CAEx
for more detail.
Figure 19-16
Pulse-Width Modulator (S12PWM8B8CV2)
T
R
Q
Q
PPOLx
From Port PWMP
M
U
Data Register
X
is the block diagram
M
U
X
To Pin
Driver
657

Related parts for S9S12G128F0VLL