S9S12G128F0VLL Freescale Semiconductor, S9S12G128F0VLL Datasheet - Page 611

no-image

S9S12G128F0VLL

Manufacturer Part Number
S9S12G128F0VLL
Description
16-bit Microcontrollers - MCU 16BIT 128K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G128F0VLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
1 MHz
Program Memory Size
128 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT
A/d Bit Size
10 bit, 12 bit
A/d Channels Available
12
Interface Type
SPI
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Number Of Programmable I/os
86
Number Of Timers
8
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
3.13 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLL
Manufacturer:
FREESCALE
Quantity:
2 250
Part Number:
S9S12G128F0VLLR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
Module Base + 0x00X2
Module Base + 0x00X3
ID[14:7]
ID[6:0]
Field
Field
RTR
7-0
7-1
0
Reset:
Reset:
W
W
R
R
Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the
most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an
identifier is defined to be highest for the smallest binary number.
Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the
most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an
identifier is defined to be highest for the smallest binary number.
Remote Transmission Request — This flag reflects the status of the remote transmission request bit in the
CAN frame. In the case of a receive buffer, it indicates the status of the received frame and supports the
transmission of an answering frame in software. In the case of a transmit buffer, this flag defines the setting of
the RTR bit to be sent.
0 Data frame
1 Remote frame
ID14
ID6
7
x
Figure 18-28. Identifier Register 2 (IDR2) — Extended Identifier Mapping
7
x
Figure 18-29. Identifier Register 3 (IDR3) — Extended Identifier Mapping
Table 18-29. IDR2 Register Field Descriptions — Extended
Table 18-30. IDR3 Register Field Descriptions — Extended
ID13
ID5
6
x
6
x
MC9S12G Family Reference Manual, Rev.1.23
ID12
ID4
5
x
5
x
ID11
ID3
4
x
4
x
Description
Description
Freescale’s Scalable Controller Area Network (S12MSCANV3)
ID10
ID2
x
x
3
3
ID9
ID1
2
x
2
x
ID8
ID0
x
x
1
1
RTR
ID7
0
x
0
x
613

Related parts for S9S12G128F0VLL