DK-DEV-2AGX260N Altera, DK-DEV-2AGX260N Datasheet - Page 29

• Manufacturer Part Number: DK-DEV-2AGX260N
• Description: KIT DEV FPGA 2AGX260 W/6.375G TX
• Manufacturer: Altera
• Series: Arria II GXr
• Type: FPGAr

Specifications of DK-DEV-2AGX260N

• Contents: Board, Cables, CD, DVD, Power Supply
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Arria
• Silicon Core Number: EP2
• Silicon Family Name: Arria II GX
• Rohs Compliant: Yes
• For Use With/related Products: EP2AGX260
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2696

Chapter 6: Board Test System
Using the Board Test System
July 2010 Altera Corporation
1
1
1
SRAM
The SRAM control allows you to read and write the SRAM on your board. Type a
starting address in the text box and click Read. Values starting at the specified address
appear in the table. The base address of SRAM in this Nios II-based BTS design is
0x0D00.0000. The valid address range within the 2-MB SRAM is 0x0000.0000 through
0x001F.FFFF, as shown in the GUI.
If you enter an address outside of the 0x0000.0000 to 0x001F.FFFF SRAM address
space, a warning message identifies the valid SRAM address range.
To update the SRAM contents, change values in the table and click Write. The
application writes the new values to SRAM and then reads the values back to
guarantee that the graphical display accurately reflects the memory contents.
Flash
The Flash control allows you to read and write the flash memory on your board. Type
a starting address in the text box and click Read. Values starting at the specified
address appear in the table. The base address of flash memory in this Nios II-based
BTS design is 0x0800.0000. The valid address range within the 64-MB flash memory is
0x0000.0000 through 0x03FF.FFFF, as shown in the GUI.
If you enter an address outside of the 0x0000.0000 to 0x003F.FFFF flash memory
address space, a warning message identifies the valid flash memory address range.
To update the flash memory contents, change values in the table and click Write. The
application writes the new values to flash memory and then reads the values back to
guarantee that the graphical display accurately reflects the memory contents.
To prevent overwriting the dedicated portions of flash memory, the application limits
the writable flash memory address range from 0x03FE.0000 to 0x003F.FFFF (which
corresponds to the unused flash memory address range shown in
page 6–2
and
Table A–1 on page
A–1).
Arria II GX FPGA Development Kit, 6G Edition User Guide
Figure 6–1 on
6–9