DK-DEV-2AGX260N Altera, DK-DEV-2AGX260N Datasheet - Page 35

• Manufacturer Part Number: DK-DEV-2AGX260N
• Description: KIT DEV FPGA 2AGX260 W/6.375G TX
• Manufacturer: Altera
• Series: Arria II GXr
• Type: FPGAr

Specifications of DK-DEV-2AGX260N

• Contents: Board, Cables, CD, DVD, Power Supply
• Silicon Manufacturer: Altera
• Core Architecture: FPGA
• Core Sub-architecture: Arria
• Silicon Core Number: EP2
• Silicon Family Name: Arria II GX
• Rohs Compliant: Yes
• For Use With/related Products: EP2AGX260
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 544-2696

Chapter 6: Board Test System
Using the Board Test System
July 2010 Altera Corporation
Port
The Port control allows you to specify the type of test to run on the HSMC ports. The
following HSMC port tests are available:
■
■
■
■
■
Data Type
The Data type control specifies the type of data contained in the transactions. The
following data types are available for analysis:
■
■
■
Error Control
The Error control controls display data errors detected during analysis and allow you
to insert errors:
■
■
■
■
Start
The Start control initiates HSMC transaction performance analysis.
Stop
The Stop control terminates transaction performance analysis.
Performance Indicators
These controls display current transaction performance analysis information collected
since you last clicked Start:
■
HSMA x4 Tranceivers [0..3]
HSMB x4 Tranceivers [0..3]
HSMA x17 LVDS SERDES
HSMA x3 single-ended loopback
HSMB x38 single -ended loopback
PRBS—Selects pseudo-random bit sequences.
Memory—Selects a generic data pattern stored in the on chip memory of the
Arria II GX device.
Math—Selects data generated from a simple math function within the FPGA
fabric.
Detected errors—Displays the number of data errors detected in the hardware.
Inserted errors—Displays the number of errors inserted into the transmit data
stream.
Insert Error—Inserts a one-word error into the transmit data stream each time you
click the button. Insert Error is only enabled during transaction performance
analysis.
Clear—Resets the Detected errors and Inserted errors counters to zeros.
TX and RX performance bars—Show the percentage of maximum theoretical data
rate that the requested transactions are able to achieve.
Arria II GX FPGA Development Kit, 6G Edition User Guide
6–15