AT32AP7001-ALUT Atmel, AT32AP7001-ALUT Datasheet - Page 496

• Manufacturer Part Number: AT32AP7001-ALUT
• Description: IC MCU 32BIT AVR32 208-LQFP
• Manufacturer: Atmel
• Series: AVR®32 AP7r

Specifications of AT32AP7001-ALUT

• Core Processor: AVR
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: EBI/EMI, I²C, MMC, PS2, SPI, SSC, UART/USART, USB
• Peripherals: AC'97, DMA, I²C, POR, PWM, WDT
• Number Of I /o: 90
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: D/A 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: EBI, ISI, MCI, PS2, SPI, TWI, USB
• Maximum Clock Frequency: 150 MHz
• Number Of Programmable I/os: 90
• Number Of Timers: 3
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Dac: 16 bit, 1 Channel
• Package: 208PQFP
• Device Core: AVR32
• Family Name: AT32
• Maximum Speed: 150 MHz
• Operating Supply Voltage: 1.8 V
• For Use With: ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMRATNGW100 - KIT AVR32 NETWORK GATEWAYATSTK1000 - KIT STARTER FOR AVR32AP7000
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details

32015G–AVR32–09/09
•NCS waveform
•Read cycle
•Null delay setup and hold
3. NRDHOLD: the NRD hold time is defined as the hold time of address after the NRD ris-
Similarly, the NCS signal can be divided into a setup time, pulse length and hold time.
1. NCSRDSETUP: the NCS setup time is defined as the setup time of address before the
2. NCSRDPULSE: the NCS pulse length is the time between NCS falling edge and NCS
3. NCSRDHOLD: the NCS hold time is defined as the hold time of address after the NCS
The NRDCYCLE time is defined as the total duration of the read cycle, i.e., from the time where
address is set on the address bus to the point where address may change. The total read cycle
time is equal to:
Similarly,
All NRD and NCS timings are defined separately for each chip select as an integer number of
CLK_SMC cycles. To ensure that the NRD and NCS timings are coherent, the user must define
the total read cycle instead of the hold timing. NRDCYCLE implicitly defines the NRD hold time
and NCS hold time as:
And,
If null setup and hold parameters are programmed for NRD and/or NCS, NRD and NCS remain
active continuously in case of consecutive read cycles in the same memory (see
on page
ing edge.
NCS falling edge.
rising edge.
rising edge.
NRDCYCLE
NCSRDHOLD
497).
NRDCYCLE
NRDHOLD
=
=
NCSRDSETUP
=
=
NRDCYCLE NCSRDSETUP
NRDCYCLE NRDSETUP
NRDSETUP
–
+
–
+
NCSRDPULSE
NRDPULSE
–
+
–
NRDPULSE
+
NRDHOLD
NCSRDPULSE
NCSRDHOLD
AT32AP7001
Figure 28-10
496