HD6417750SF200V Renesas Electronics America, HD6417750SF200V Datasheet - Page 978

• Manufacturer Part Number: HD6417750SF200V
• Description: MPU 3V 16K PB-FREE 208-QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417750SF200V

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, FIFO, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 28
• Program Memory Type: ROMless
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 2.07 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 208-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Section 21 High-performance User Debug Interface (H-UDI)
21.3.2
A power-on reset is effected by an SDIR command. A reset is effected by sending an H-UDI reset
assert command, and then sending an H-UDI reset negate command, from the H-UDI pin (see
figure 21.3). The interval required between the H-UDI reset assert command and the H-UDI reset
negate command is the same as the length of time the reset pin is held low in order to effect a
power-on reset.
21.3.3
The H-UDI interrupt function generates an interrupt by setting a command value in SDIR from the
H-UDI. The H-UDI interrupt is of general exception/interrupt operation type, with a branch to an
address based on VBR and return effected by means of an RTE instruction. The exception code
stored in control register INTEVT in this case is H'600. The priority of the H-UDI interrupt can be
controlled with bits 3 to 0 of control register IPRC.
In the SH7750 or SH7750S, the H-UDI interrupt request signal is asserted for about eight cycles
of the LSI's on-chip peripheral clock after the command is set. The number of cycles for assertion
is determined by the ratio of TCK to the frequency of the on-chip peripheral clock. Since the
period of assertion is limited, the CPU may miss a request.
In the SH7750R, the H-UDI interrupt request signal is asserted when the INTREQ bit in the
SDINT register is set to 1 after the command is set (Update-IR). The interrupt request signal will
not be negated unless a 0 is written to the INTREQ bit by software; therefore, the CPU will not
miss a request. As long as the H-UDI interrupt command is set in SDIR, the SDINT register is
connected between the TDI and TDO pins.
Note that, in the SH7750 or SH7750S, the H-UDI interrupt command automatically becomes a
bypass command immediately after it has been set. In the SH7750R, the command is not changed
Rev.7.00 Oct. 10, 2008 Page 892 of 1074
REJ09B0366-0700
Chip internal reset
H-UDI Reset
H-UDI Interrupt
CPU state
H-UDI pin
Normal
reset assert
Figure 21.3 H-UDI Reset
H-UDI
reset negate
Reset
H-UDI
Reset processing