UPD78F1211GB-GAF-AX Renesas Electronics America, UPD78F1211GB-GAF-AX Datasheet - Page 289

• Manufacturer Part Number: UPD78F1211GB-GAF-AX
• Description: MCU 16BIT 78K0R/LX3 44-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Ix3r

Specifications of UPD78F1211GB-GAF-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 33
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Address: F01B0H, F01B1H
(5) Timer channel enable status register 0 (TE0)
Symbol
TE0
TE0 is used to enable or stop the timer operation of each channel.
When a bit of timer channel start register 0 (TS0) is set to 1, the corresponding bit of this register is set to 1.
When a bit of timer channel stop register 0 (TT0) is set to 1, the corresponding bit of this register is cleared to
0.
TE0 can be read by a 16-bit memory manipulation instruction.
Reset signal generation clears TE0 to 0000H.
Remark
TEn
15
0
1
0
n = 00 to 11
Operation is stopped.
Operation is enabled.
14
0
Figure 6-9. Format of Timer Channel Enable Status Register 0 (TE0)
After reset: 0000H
13
0
12
0
CHAPTER 6 TIMER ARRAY UNIT TAUS
TE11 TE10 TE09 TE08 TE07 TE06 TE05 TE04 TE03 TE02 TE01 TE00
11
Indication of operation enable/stop status of channel n
User’s Manual U19678EJ1V1UD
R
10
9
8
7
6
5
4
3
2
1
287
0