AT91SAM7S128C-MU Atmel, AT91SAM7S128C-MU Datasheet - Page 535

IC MCU ARM7 128K FLASH 64-QFN

AT91SAM7S128C-MU

Manufacturer Part Number
AT91SAM7S128C-MU
Description
IC MCU ARM7 128K FLASH 64-QFN
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM7S128C-MU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-VQFN Exposed Pad, 64-HVQFN, 64-SQFN, 64-DHVQFN
Core
ARM7TDMI
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9AT91SAM7S-EK - KIT EVAL FOR ARM AT91SAM7S
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
AT91SAM7S128-MU
AT91SAM7S128-MU

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7S128C-MU
Manufacturer:
ATMEL
Quantity:
670
36. Analog-to-Digital Converter (ADC)
36.1
36.2
Figure 36-1. Analog-to-Digital Converter Block Diagram
6175K–ATARM–30-Aug-10
Overview
Block Diagram
Analog Inputs
with I/O lines
Multiplexed
Dedicated
Analog
Inputs
ADVREF
ADTRG
VDDIN
AD-
AD-
AD-
AD-
AD-
AD-
GND
The ADC is based on a Successive Approximation Register (SAR) 10-bit Analog-to-Digital Con-
verter (ADC). It also integrates an 8-to-1 analog multiplexer, making possible the analog-to-
digital conversions of 8 analog lines. The conversions extend from 0V to ADVREF.
The ADC supports an 8-bit or 10-bit resolution mode, and conversion results are reported in a
common register for all channels, as well as in a channel-dedicated register. Software trigger,
external trigger on rising edge of the ADTRG pin or internal triggers from Timer Counter out-
put(s) are configurable.
The ADC also integrates a Sleep Mode and a conversion sequencer and connects with a PDC
channel. These features reduce both power consumption and processor intervention.
Finally, the user can configure ADC timings, such as Startup Time and Sample & Hold Time.
PIO
Selection
Channels
Trigger
Counter
Timer
Analog-to-Digital
Approximation
ADC cell
Successive
Converter
Register
ADC Controller
AT91SAM7S Series Preliminary
Interface
Control
PMC
Logic
User
MCK
ADC Interrupt
PDC
AIC
Peripheral Bridge
ASB
APB
535

Related parts for AT91SAM7S128C-MU