FW82801DB S L66K Intel, FW82801DB S L66K Datasheet - Page 263

• Manufacturer Part Number: FW82801DB S L66K
• Manufacturer: Intel

Specifications of FW82801DB S L66K

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Intel
®
82801DB ICH4 Datasheet
7:6
5:2
1:0
Bit
12
10
11
9
8
Receive Not Ready (RNR) — R/WC.
0 = Software acknowledges the interrupt and clears this bit by writing a 1 to the bit position.
1 = Interrupt signaled because the Receive Unit left the Ready state. This may be caused by an RU
Management Data Interrupt (MDI) — R/WC.
0 = Software acknowledges the interrupt and clears this bit by writing a 1 to the bit position.
1 = Set when a Management Data Interface read or write cycle has completed. The management
Software Interrupt (SWI) — R/WC.
0 = Software acknowledges the interrupt and clears this bit by writing a 1 to the bit position.
1 = Set when software generates an interrupt.
Early Receive ( ER ) — R/WC.
0 = Software acknowledges the interrupt and clears this bit by writing a 1 to the bit position.
1 = Indicates the occurrence of an Early Receive Interrupt.
Flow Control Pause ( FCP ) — R/WC.
0 = Software acknowledges the interrupt and clears this bit by writing a 1 to the bit position.
1 = Indicates Flow Control Pause interrupt.
Command Unit Status (CUS) — RO.
00 = Idle
01 = Suspended
10 = LPQ (Low Priority Queue) active
11 = HPQ (High Priority Queue) active
Receive Unit Status (RUS) —RO.
0000 = Idle
0001 = Suspended
0010 = No Resources
0011 = Reserved
0100 = Ready
0101 = Reserved
0110 = Reserved
0111 = Reserved
Reserved
Abort command, a no resources situation, or set suspend bit due to a filled Receive Frame
Descriptor.
data interrupt is enabled through the interrupt enable bit (bit 29 in the Management Data
Interface Control register in the CSR).
1000 = Reserved
1001 = Suspended with no more RBDs
1010 = No resources due to no more RBDs
1011 = Reserved
1100 = Ready with no RBDs present
1101 = Reserved
1110 = Reserved
1111 = Reserved
Description
LAN Controller Registers (B1:D8:F0)
263