MC68EN360AI25VL Freescale, MC68EN360AI25VL Datasheet - Page 98

no-image

MC68EN360AI25VL

Manufacturer Part Number
MC68EN360AI25VL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC68EN360AI25VL

Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Operating Supply Voltage (max)
3.3V
Operating Supply Voltage (min)
2.7V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360AI25VL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
MC68EN360AI25VL
Manufacturer:
FREESCALE
Quantity:
20 000
Bus Operation
4.3 DATA TRANSFER CYCLES
The transfer of data between the QUICC and other devices involves the following signals:
The address and data buses are both parallel, nonmultiplexed buses. The bus master
moves data on the bus by issuing control signals, and the bus uses a handshake protocol
to ensure correct movement of the data. In all bus cycles, the bus master is responsible for
deskewing all signals it issues at both the start and end of the cycle. In addition, the bus mas-
ter is responsible for deskewing the acknowledge and data signals from the slave devices.
The following paragraphs define read, write, and read-modify-write cycle operations. Each
bus cycle is defined as a succession of states that apply to the bus operation. These states
are different from the QUICC states described for the CPU32+. The clock cycles used in the
descriptions and timing diagrams of data transfer cycles are independent of the clock fre-
quency. Bus operations are described in terms of external bus states.
4-22
• Address Bus A31–A0
• Data Bus D31–D0
• Control Signals
When using the fast termination option (cycle length is two
clocks), DS is asserted only in a read cycle, not in a write cycle.
DSACKx is only internally asserted for fast termination cycles.
*
DSACKx
D31–D0
DSACKx only internally asserted for fast termination cycles.
CLKO1
R/W
AS
DS
S0
Freescale Semiconductor, Inc.
Figure 4-14. Fast Termination Timing
S1
For More Information On This Product,
TWO WAIT STATES IN READ
S2
S3
MC68360 USER’S MANUAL
SW
Go to: www.freescale.com
SW
*
SW
NOTES
SW
*
S4
S5
S0
TERMINATION
S1
READ
FAST
S4
S5
S0
TERMINATION
S1
WRITE
FAST
S4
S5
S0

Related parts for MC68EN360AI25VL