IPSRAMQDRII Altera, IPSRAMQDRII Datasheet - Page 65

• Manufacturer Part Number: IPSRAMQDRII
• Manufacturer: Altera

Specifications of IPSRAMQDRII

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Altera Corporation
November 2009
Automatically apply QDR
SRAM controller-specific
constraints to the
Quartus II project
Update the example
design file that
instantiates the QDRII
SRAM controller
variation
Update example design
system PLL
Enable hierarchy control
Hierarchy path to
variation
Prefix all QDRII SRAM
pins with
Table 3–15. Example Settings
Table 3–16. Variation Path Parameters
Table 3–17. Pin Prefixes
Parameter
Parameter
Parameter
When this option is turned on, the next time you compile, the Quartus II software
automatically runs the add constraints script. Turn off this option if you do not want
the script to run automatically.
When this option is turned on, IP Toolbench parses and updates the example design
file. It only updates sections that are between the following markers:
<<START MEGAWIZARD INSERT <tagname>
<<END MEGAWIZARD INSERT <tagname>
If you edit the example design file, ensure that your changes are outside of the
markers or remove the markers. Once you remove the markers, you must keep the
file updated, because IP Toolbench can no longer update the file.
When this option is turned on, IP Toolbench automatically overwrites the PLL.Turn off
this option, if you do not want the wizard to overwrite the PLL. The first time you
create a custom variation, you must turn on Update example design system PLL.
The constraints script analyzes your design, to automatically extract the hierarchy to
your variation. To prevent the constraints script analyzing your design, turn on
Enable hierarchy control, and enter the correct hierarchy path to your controller.
The hierarchy path is the path to your QDRII SRAM controller, minus the top-level
name. The hierarchy entered in the wizard must match your design, because the
constraints scripts rely on this path for correct operation.
This string prefixes the pin names for the FPGA pins that are connected to the QDRII
SRAM controller.
Project Settings
Table 3–15
Table 3–16
Table 3–17
shows the example settings.
shows the variation path parameters.
shows the pin prefixes parameter.
MegaCore Version 9.1
QDRII SRAM Controller MegaCore Function User Guide
Description
Description
Description
Functional Description
3–33