ADUC7033BCPZ-8L Analog Devices Inc, ADUC7033BCPZ-8L Datasheet - Page 97

no-image

ADUC7033BCPZ-8L

Manufacturer Part Number
ADUC7033BCPZ-8L
Description
IC MCU FLASH 96K ANLG I/O 48LFCS
Manufacturer
Analog Devices Inc
Type
Battery Managementr
Datasheets

Specifications of ADUC7033BCPZ-8L

Input Type
Logic
Output Type
Logic
Interface
UART, SPI
Current - Supply
20mA
Mounting Type
Surface Mount
Package / Case
48-LFCSP
For Use With
EVAL-ADUC7033QSPZ - EVAL DEV QUICK START ADUC7033
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
GPIO Port2 Set Register
Name:
Address:
Access:
Function:
Table 67. GP2SET MMR Bit Designations
Bit
31 to 23
22
21
20 to 18
17
16
15 to 0
GPIO Port0 Clear Register
Name:
Address:
Access:
Function:
Table 68. GP0CLR MMR Bit Designations
Bit
31 to 21
20
19
18
17
16
15 to 0
GP2SET
0xFFFF0D44
Write only
This 32-bit MMR allows user code to individually bit-address external GPIO pins to set them high only. User code can accomplish
this using the GP2SET MMR without having to modify or maintain the status of any other GPIO pins (as user code requires when
using GP2DAT).
GP0CLR
0xFFFF0D28
Write only
This 32-bit MMR allows user code to individually bit-address external GPIO pins to clear them low only. User code can accomplish
this using the GP0CLR MMR without having to modify or maintain the status of any other GPIO pins (as user code requires when
using GP0DAT).
Set to 1 by user code to clear the external GPIO_4 pin low.
If user software clears this bit to 0, it has no effect on the external GPIO_4 pin.
Port0.3 Clear Bit.
Set to 1 by user code to clear the external GPIO_3 pin low.
If user software clears this bit to 0, it has no effect on the external GPIO_3 pin.
Port0.2 Clear Bit.
Set to 1 by user code to clear the external GPIO_2 pin low.
If user software clears this bit to 0, it has no effect on the external GPIO_2 pin.
Port0.1 Clear Bit.
Set to 1 by user code to clear the external GPIO_1 pin low.
If user software clears this bit to 0, it has no effect on the external GPIO_1 pin.
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port2.6 Set Bit.
Set to 1 by user code to set the external GPIO_13 pin high.
If user software clears this bit to 0, it has no effect on the external GPIO_13 pin.
Port2.5 Set Bit.
Set to 1 by user code to set the external GPIO_12 pin high.
If user software clears this bit to 0, it has no effect on the external GPIO_12 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Port2.1 Set Bit.
Set to 1 by user code to set the external GPIO_8 pin high.
If user software clears this bit to 0, it has no effect on the external GPIO_8 pin.
Port2.0 Set Bit.
Set to 1 by user code to set the external GPIO_7 pin high.
If user software clears this bit to 0, it has no effect on the external GPIO_7 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Description
Reserved. These bits are reserved and should be written as 0 by user code.
Port0.4 Clear Bit.
Port0.0 Clear Bit.
Set to 1 by user code to clear the external GPIO_0 pin low.
If user software clears this bit to 0, it has no effect on the external GPIO_0 pin.
Reserved. These bits are reserved and should be written as 0 by user code.
Rev. B | Page 97 of 140
ADuC7033

Related parts for ADUC7033BCPZ-8L