HSDC-JAKIT1W2/DB NXP Semiconductors, HSDC-JAKIT1W2/DB Datasheet - Page 48

no-image

HSDC-JAKIT1W2/DB

Manufacturer Part Number
HSDC-JAKIT1W2/DB
Description
DAC/ADC LATTICE KIT
Manufacturer
NXP Semiconductors
Series
-r

Specifications of HSDC-JAKIT1W2/DB

Main Purpose
Interface, ADC/DAC for Lattice ECP3 FPGA
Embedded
Yes, FPGA / CPLD
Utilized Ic / Part
ADC1413D, DAC1408D, ECP3 FPGA
Primary Attributes
Loop Back Demo with 2 High Speed Converters
Secondary Attributes
USB Powered
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-6898
NXP Semiconductors
Table 51.
Default settings are shown highlighted.
Table 52.
Default settings are shown highlighted.
Table 53.
Default settings are shown highlighted.
Table 54.
Default settings are shown highlighted.
DAC1408D650
Product data sheet
Bit
4
3
2 to 0
Bit
7
6 to 0
Bit
7 to 0
Bit
7
6
5
Symbol
MDS_EVAL_ENA
MDS_PRERUN_ENA
MDS_PULSEWIDTH[2:0]
Symbol
MDS_MAN
MDS_MAN_ADJUSTDLY[6:0]
Symbol
MDS_AUTO_CYCLES[7:0]
Symbol
MDS_SR_CKEN
MDS_SR_LOCKOUT
MDS_SR_LOCK
MDS_MISCCNTRL0 register (address 03h) bit description
MDS_MAN_ADJUSTDLY register (address 04h) bit description
MDS_AUTO_CYCLES register (address 05h) bit description
MDS_MISCCNTRL1 register (address 06h) bit description
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 26 November 2010
Access
R/W
R/W
R/W
Access
R/W
R/W
Access
R/W
Access
R/W
R/W
R/W
Value
0
1
0
1
000
001
010 to
111
Value
0
1
40h
-
Value
80h
Value
0
1
0
1
0
1
2, 4 or 8 interpolating DAC with JESD204A
Description
MDS evaluation
automatic MDS start-up
width of MDS (in output clk-periods)
Description
adjustment delay mode
adjustment delay value
Description
number of evaluation cycles applied for MDS
Description
lock mode
lock detector soft reset
lockout detector soft reset
disabled
enabled
no mds_win/mds_ref generation in advance
mds_win/mds_ref run-in before MDS evaluation
1T
2T
(MDS_pulsewidth 1)  4T
auto-control adjustment delays
manual control adjustment delays
if MDS_MAN = 0 then initial value adjustment
delay
if MDS_MAN = 1 then controls adjustment delay
free-running mds_cken
MDS_cken forced LOW
mds_lockout in use
MDS_lockout forced LOW
MDS_lock in use
MDS_lock forced LOW
DAC1408D650
© NXP B.V. 2010. All rights reserved.
48 of 98

Related parts for HSDC-JAKIT1W2/DB