LPC1857FET256,551 NXP Semiconductors, LPC1857FET256,551 Datasheet - Page 518
LPC1857FET256,551
Manufacturer Part Number
LPC1857FET256,551
Description
IC MCU 32BIT 1MB FLASH 256LBGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr
Datasheets
1.LPC1830FET256551.pdf
(87 pages)
2.LPC1810FET100551.pdf
(2 pages)
3.LPC1810FET100551.pdf
(1164 pages)
Specifications of LPC1857FET256,551
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, LCD, Motor Control PWM, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
136K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1857FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
- Current page: 518 of 1164
- Download datasheet (8Mb)
NXP Semiconductors
<Document ID>
User manual
22.8.2.1 TxDMA operation: Default (non-OSF) mode
22.8.2 Transmission
When round-robin arbitration is selected (DA bit of Register
Register) is reset), the arbiter allocates the data bus in the ratio set by the PR bits of DMA
Register
simultaneously. When the DA bit is set, the Receive DMA always gets priority over the
Transmit DMA for data access by default. When the TXPR bit (bit 27 of DMA register
Table
The transmit DMA engine in default mode proceeds as follows:
The TxDMA transmission flow in default mode is shown in
1. The Host sets up the transmit descriptor (TDES0-TDES3) and sets the Own bit
2. Once the ST bit (DMA Register) is set, the DMA enters the Run state.
3. While in the Run state, the DMA polls the Transmit Descriptor list for frames requiring
4. If the acquired descriptor is flagged as owned by DMA (TDES0[31] = 1), the DMA
5. The DMA fetches the Transmit data from the Host memory and transfers the data to
6. If an Ethernet frame is stored over data buffers in multiple descriptors, the DMA
7. When frame transmission is complete, if IEEE 1588 time stamping was enabled for
8. Transmit Interrupt (DMA Register
9. In the Suspend state, the DMA tries to re-acquire the descriptor (and thereby return to
(TDES0[31]) after setting up the corresponding data buffer(s) with Ethernet Frame
data.
transmission. After polling starts, it continues in either sequential descriptor ring order
or chained order. If the DMA detects a descriptor flagged as owned by the Host, or if
an error condition occurs, transmission is suspended and both the Transmit Buffer
Unavailable (DMA Register
Table
decodes the Transmit Data Buffer address from the acquired descriptor.
the MTL for transmission.
closes the intermediate descriptor and fetches the next descriptor. Steps 3, 4, and 5
are repeated until the end-of-Ethernet-frame data is transferred to the MTL.
the frame (as indicated in the transmit status) the timestamp value obtained from MTL
is written to the transmit descriptor (TDES2 and TDES3) that contains the
end-of-frame buffer. The status information is then written to this transmit descriptor
(TDES0). Because the Own bit is cleared during this step, the Host now owns this
descriptor. If time stamping was not enabled for this frame, the DMA does not alter the
contents of TDES2 and TDES3.
frame that has Interrupt on Completion (TDES1[31]) set in its Last Descriptor. The
DMA engine then returns to Step 3.
Step 3) when it receives a Transmit Poll demand and the Underflow Interrupt Status
bit is cleared.
421) is also set, then the Transmit DMA gets priority over the Receive DMA as .
Table
427) bits are set. The Transmit Engine proceeds to Step 9.
421, when both Transmit and Receive DMAs are requesting for access
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
Table
427) and Normal Interrupt Summary (DMA Register
Table
427) is set after completing transmission of a
Chapter 22: LPC18xx Ethernet
Figure
Table 421
47.
UM10430
(Bus Mode
© NXP B.V. 2011. All rights reserved.
518 of 1164
Related parts for LPC1857FET256,551
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: