BSP-15 Equator Technologies, BSP-15 Datasheet - Page 21

no-image

BSP-15

Manufacturer Part Number
BSP-15
Description
Broadband Signal Processor
Manufacturer
Equator Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BSP-15A
Manufacturer:
EQUATOR
Quantity:
618
Part Number:
BSP-15A
Manufacturer:
EQUATOR
Quantity:
6 852
Part Number:
BSP-15A
Manufacturer:
EUQATOR
Quantity:
20 000
Part Number:
BSP-15A-B
Manufacturer:
EQUATOR
Quantity:
129
Part Number:
BSP-15A/100-0004-22
Manufacturer:
EQUATOR
Quantity:
20 000
Part Number:
BSP-15ALF
Manufacturer:
EQUATOR
Quantity:
6 883
2.2.1 Core Interrupts and Exceptions
2.2.2 Interrupt Controller
September 6, 2002
Table 2-1
a bit is set in an “Event Seen” system register. If the event is not masked (or not maskable), the address
for a handler will be fetched from one of nine Event Vector system registers, depending on the event.
Table 2-1 Events That Can Trigger Interrupts
The BSP-15 DSP’s interrupt controller supports multiple maskable interrupts from outside of the core.
Non-core interrupt sources include on-chip devices such as TCI, the DRC, the DataStreamer DMA
controller, and PCI interrupts from external devices or hosts. Software-generated shoulder-tap interrupts
are provided for multiprocessing or inter-process communication support.
The BSP-15 DSP interrupts can be examined and controlled via PIO registers in the ROMCON control
block. Routing and masking of interrupts is programmable. Each interrupt can be individually masked
or routed to one of four core interrupts or to one of two PCI interrupt signals. Software interrupts can be
similarly masked and routed. They may be asserted or de-asserted under software control.
IO0.IO3
SINT0.SINT1
FCNT
INTV0.INTV1
ILPC
IBPT
BPOP
SYS
ITLBAA
ITLBR
ITLBM
ILLO
PLV
DBPT
DALN
DTLBKW
DTLBAW
DTLBAA
DTLBR
DTLBM
Name
lists the events that can trigger interrupts or exceptions within the core. When an event occurs,
I/O interrupts (from interrupt controller)
Software interrupts
Free running counter overflow
Interval timers
Illegal program counter
Instruction address break
Breakpoint operation
System call (trap instruction)
ITLB application access
ITLB reference
ITLB miss
Illegal operation
Privilege violation
Data address break
Data alignment error
DTLB kernel write
DTLB application write
DTLB application access
DTLB reference
DTLB miss
Event
HWR.BSP15.DS.REV.H
BSP-15 Processor Datasheet
Yes
Yes
Yes
Yes
No
Yes
No
No
No
No
No
No
No
Yes
No
No
No
No
No
No
Maskable?
9

Related parts for BSP-15