BSP-15 Equator Technologies, BSP-15 Datasheet - Page 46

no-image

BSP-15

Manufacturer Part Number
BSP-15
Description
Broadband Signal Processor
Manufacturer
Equator Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
BSP-15A
Manufacturer:
EQUATOR
Quantity:
618
Part Number:
BSP-15A
Manufacturer:
EQUATOR
Quantity:
6 852
Part Number:
BSP-15A
Manufacturer:
EUQATOR
Quantity:
20 000
Part Number:
BSP-15A-B
Manufacturer:
EQUATOR
Quantity:
129
Part Number:
BSP-15A/100-0004-22
Manufacturer:
EQUATOR
Quantity:
20 000
Part Number:
BSP-15ALF
Manufacturer:
EQUATOR
Quantity:
6 883
34
4.8.5 Flash ROM
A Flash ROM (EEPROM) interface is provided on the
ROM is active during the boot up process and must be disabled through its chip-select signal. See
Section 3.3.2, MAP Hardware Reference Manual, Volume 4 for information about programming
the timing parameters of the ROM interface.
4.8.6 Reset Straps
The board resistor straps are sampled on the de-assertion (rising edge) of pci_rst_.
BSP-15 Processor Datasheet
Table 4-12 GPDP Interface Signals
Table 4-13 ROM Interface Signals
Table 4-14 Reset Straps
reset_strap[7:4]
rom_addr[19:18]/
rom_addr[21:20]/
rom_addr[17:10]/
(sw_strap[3:0])
reset_strap[1]
rcv_data_in[7:0]
Signal
Signal
Signal
rom_addr[9:2]/
rom_addr[1:0]
rom_data[7:0]
(pci_host)
rom_wrt#
rom_oe#
rom_cs#
rom_ale
TOTAL
TOTAL
Pins
# of
(4)
(1)
1(13)
Pins
# of
Pins
# of
(22)
(1)
(1)
(1)
(2)
(8)
(8)
1
I/O
I
I
I/O
I/O
O
O
O
O
O
B
I
Description
rom_addr[19]/rom_addr[21]/rom_addr[1] is muxed with ntsc_out_hsync.
rom_addr[18]/rom_addr[20]/rom_addr[0] is muxed with ntsc_out_vsync.
Resistor straps for use by software. These signals are multiplexed with
Description
This active low signal is asserted on ROM write cycles. This signal is
This active low signal is asserted on ROM read cycles. This signal is
Description
The signal is multiplexed with rom_data[1] and ntsc_out_data[1].
HWR.BSP15.DS.REV.H
rom_addr[17:10] and rom_addr[21:20] are latched on the rising edge;
rom_addr[9:2] and rom_addr[19:18] are latched on the falling edge,
ROM data and address bus. These signals are multiplexed with
VDD = 1 = BSP-15 DSP is hosting the primary PCI bus
this signal is multiplexed with iis_out_data[0].
GND = 0 = BSP-15 DSP is not hosting
rom_data[7:4] and ntsc_out_data[7:4].
Parallel data input on video_ina[7:0]
This pin is the chip enable signal.
multiplexed with iis_out_data[2].
multiplexed with iis_out_data[1].
BSP-15
ntsc_out_data[7:0].
Address latch enable:
DSP to assist in boot-up. The Flash
September 6, 2002

Related parts for BSP-15