FDC37C672QFP SMSC Corporation, FDC37C672QFP Datasheet - Page 90

no-image

FDC37C672QFP

Manufacturer Part Number
FDC37C672QFP
Description
ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer
SMSC Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FDC37C672QFP
Manufacturer:
SMSC
Quantity:
45
Part Number:
FDC37C672QFP
Manufacturer:
SMC
Quantity:
20 000
12.3.1 Register Definitions
Note 12.7 These addresses are added to the parallel port base address as selected by configuration register or
Note 12.8 All addresses are qualified with AEN. Refer to the AEN pin definition.
Note 12.9 Refer to ECR Register Description
SMSC FDC37C672
data
ecpAFifo
dsr
dcr
cFifo
ecpDFifo
tFifo
cnfgA
cnfgB
ecr
NAME
The register definitions are based on the standard IBM addresses for LPT. All of the standard printer ports
are supported. The additional registers attach to an upper bit decode of the standard LPT port definition to
avoid conflict with standard ISA devices. The port is equivalent to a generic parallel port interface and may
be operated in that mode. The port registers vary depending on the mode field in the ecr. The table below
lists these dependencies. Operation of the devices in modes other that those specified is undefined.
jumpers.
DATA and ecpAFifo PORT
ADDRESS OFFSET = 00H
Modes 000 and 001 (Data Port)
The Data Port is located at an offset of '00H' from the base address. The data register is cleared at
initialization by RESET. During a WRITE operation, the Data Register latches the contents of the data bus
on the rising edge of the nIOW input. The contents of this register are buffered (non inverting) and output
MODE
000
001
010
011
100
101
110
111
ADDRESS (Note 12.7)
SPP mode
PS/2 Parallel Port mode
Parallel Port Data FIFO mode
ECP Parallel Port mode
EPP mode (If this option is enabled in the configuration registers)
(Reserved)
Test mode
Configuration mode
+000h R/W
+000h R/W
+001h R/W
+002h R/W
+400h R/W
+400h R/W
+400h R/W
+401h R/W
+402h R/W
+400h R
Table 12.4 - ECP Register Definitions
Table 12.5 - Mode Descriptions
DATASHEET
DESCRIPTION (Note 12.9)
Page 90
ECP MODES
000-001
011
010
011
110
111
111
All
All
All
Enhanced Super I/O Controller with Fast IR
Data Register
ECP FIFO (Address)
Status Register
Control Register
Parallel Port Data FIFO
ECP FIFO (DATA)
Test FIFO
Configuration Register A
Configuration Register B
Extended Control Register
FUNCTION
Rev. 10-29-03
Datasheet

Related parts for FDC37C672QFP