adau1442 Analog Devices, Inc., adau1442 Datasheet - Page 38

• Manufacturer Part Number: adau1442
• Description: Sigmadsp Digital Audio Processor With Flexible Audio Routing Matrix
• Manufacturer: Analog Devices, Inc.

Bit Position
[7:6]
[5:3]
[2:0]
1
2
3
Clock Output Enable Bit (Bit 15)
This bit controls the serial port’s respective bit clock as well as
the left and right clocks. When this bit is set to 1, the clock pins
are set to output. When this bit is set to 0, the clock pins are not
output clocks. In Register 0xE000 to Register 0xE008, Bit 15 and
Bits[13:10] must be used in conjunction to set the port as a master
or slave. Clock domains are assigned to input or output serial
ports with the clock pad multiplexer register (Address 0xE240).
For more information, see the Clock Pad Multiplexer section.
Frame Sync Type Bit (Bit 14)
This bit sets the type of LRCLK signal that is used. When this
bit is set to 0, the clock signal is a square wave. When this bit is
set to 1, the signal is a narrow pulse.
Clock Domain Master/Slave Select Bits (Bits[13:10])
These bits determine whether the serial port outputs its clocks
as a master or slave to an available clock domain. If a serial port
is set to be a master, the clock output enable bit (Bit 15) must be
set to 1. If a serial port is set as a slave, the clock output enable
Bit 15 and Bits[13:10] must be used in conjunction to set the port as a master or slave.
The default depends on the address: 0xE000 = 0001, 0xE001 = 0010, 0xE002 = 0011, 0xE003 = 0100, 0xE004 = 0101, 0xE005 = 0110, 0xE006 = 0111, 0xE007 = 1000, and
0xE008 = 1001.
To activate flexible TDM mode, both Bits[7:6] and Bits[2:0] must be set.
Description
Word length
00 = 24 bits
01 = 20 bits
10 = 16 bits
11 = flexible TDM mode
MSB position
000 = I
001 = left justified (delayed by 0)
010 = delayed by 8
011 = delayed by 12
100 = delayed by 16
TDM type
000 = TDM2 (stereo)
001 = TDM4
010 = TDM8 or flexible TDM mode
011 = TDM16
100 = packed TDM4
2
S (delayed by 1)
3
3
Rev. PrA | Page 38 of 92
bit must be set to 0. In both cases, the corresponding clock pad
multiplexer must be set to the serial input domain, if assignable.
For more information, see the Clock Pad Multiplexer section. Note
that an arbitrary number of serial ports can be slaves to a single
clock domain, but a single serial port can only be a master to one
clock domain. The values for f
96 kHz, and 192 kHz, respectively, for a 172.032 MHz core clock
signal.
Serial Input BCLK Polarity Bit (Bit 9)
The polarity of BCLKx determines whether LRCLKx and
SDATA_INx change on a rising (+) or falling (−) edge of the
BCLKx signal. Standard I
Serial Input LRCLK Polarity Bit (Bit 8)
The polarity of LRCLKx determines whether the left stereo channel
is initiated on a rising (+) or falling (−) edge of the LRCLKx signal.
Standard I
2
S signals use negative LRCLK polarity.
2
S signals use negative BCLK polarity.
S,NORMAL
, f
S,DUAL
, and f
Default
00
000
000
S,QUAD
are 48 kHz,