peb2035 ETC-unknow, peb2035 Datasheet - Page 50

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
The inputs for unipolar data (ROID, RDOP) are latched on the falling edge of RRCLK. Outputs XOID
and XDOP are clocked off on positive transitions of XRCLK with 100 % duty cycle. The input/output
sense is selectable via the same control bits (RC0.RDIS, XC0.XDOS) as for the PCM carrier
interface ports. However, in the PCM 30 mode, the sense for ROID and XOID is opposite to RDIP/
RDIM and XDOP/XDOM.
Interface to Clock Generator
Interface to System Internal Highway
The selection of the data is performed via bit MODE.IMOD.
In PCM 24 mode, only 24 of the 32 time-slots on RDO and XDI are used. The rest of the unequipped
time-slots are set to ‘FF’ hex (RDO) or ignored (XDI), except time-slot 0 or 31 which is used to carry
FS/DL information. The two possible channel translation modes are shown in table 10.
Semiconductor Group
SCLK
SYPQ
XRCLK
RFSPQ
SCLK
SYPQ
RDO
XDI
I
I
I
I
I
O
I
O
System (station) Clock
with 4096/8192 kHz. Selection is performed by bit XC1.SCLK
Synchronous Pulse
defines the beginning of the frame on the receive/transmit system internal
highway in conjunction with the values of the assigned time-slot/clock-slot
counters (RC0.RCO, RC1.RTO, XC0.XCO, XC1.XTO).
PCM 24: as above
Receive Frame Synchronous Pulse
8-kHz framing pulse derived from the received PCM route signal. It may
be used for PLL applications in master-slave configurations.
as above
as above
Receive Data Out
system internal receive 2048/4096 kbit/s highway. clocking off of the data
is done on negative transitions of SCLK. The beginning of time-slot 0 is
defined by SYPQ and the offset values of the Receive Clock-slot and
Time-slot Counters RC0.RCO, RC1.RTO (refer to figure 5).
Transmit Data In
system internal transmit 2048/4096 kbit/s highway. Latching of the data is
done on negative transitions of SCLK. The beginning of time-slot 0 is
defined by SYPQ and the offset values of the Transmit Clock-slot and
Time-slot Counters: XC0.XCO, XC1.XTO (refer to figure 6).
50
PEB 2035

Related parts for peb2035