peb2035 ETC-unknow, peb2035 Datasheet - Page 81

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
Transmit Control 0 (WRITE)
Value after RESET: 00
XC0
XDOS … Transmit Data Output Sense
ISIG … Enable Internal Signaling Stack
EPY … Enable External Transmit Channel Parity Input
EPYS … External Transmit Channel Parity Sense
XTDS … Transmit Testdata Sense
XCO2 … XCO0 … Transmit Clock Slot Offset
Semiconductor Group
0 … Outputs XDOP, XDOM are active low. Output XOID is active high.
1 … Outputs XDOP, XDOM are active high. Output XOID is active low.
0 … Normal operation. The signaling data are taken from/sent to the system internal PCM
1 … Enables the use of the signaling stacks RSIG and XSIG. Two bytes of received signaling
0 … Normal operation.
1 … An externally generated channel parity signal will be read via port XCHPY and compared
0 … Even parity.
1 … Odd parity.
0 … Outputs XTOP, XTOM active low.
1 … Outputs XTOP, XTOM active high.
highway, time-slot 16 at ports XDI/RDO.
information from time-slot 16 are stored in the stack RSIG, the two bytes of signaling
information from the stack XSIG are one after the other inserted in time-slot 16 of the
outgoing PCM frame. Access to these stacks is requested by the signals at ports RREQ and
XREQ. They may be used either as interrupt or DMA request signals. Acknowledging is
done with the end of the first or the beginning of the second read resp. write access to these
stacks depending on the value of bit EMOD.EDMA. For I/O-to-memory DMA transfer, the
input signal at port ACKNLQ should be used for direct access to the stacks. This eliminates
the need for generating the chip enable signal (port CEQ).
with the internally generated channel parity bit. To avoid difficulties with external parity
generation, the parity value for signaling data is generated internally.
Initial value loaded into the transmit bit counter at the trigger edge of SCLK when the
synchronous pulse at port SYPQ is active (see figure 6).
7
XDOS
H
ISIG
EPY
EPYS
81
XTDS
XCO2
XCO0
0
PEB 2035
(06)

Related parts for peb2035