peb2035 ETC-unknow, peb2035 Datasheet - Page 69

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
5
Reset
The ACFA is forced to the reset state if a low signal is input at port RESQ for a minimum period of
2 ms. During RESET, all output stages are tristated, all internal flip-flops are reset and most of the
control registers are initialized with default values.
After RESET, the ACFA is initialized for PCM 30 doubleframe format with register values listed in
table 11.
Table 11
Initial Values after RESET
Register
CCR
MODE
CPY
LOOP
XSW
XSP
XC0
XC1
RC0
RC1
MASK
XSIG
IDLE
ICB 1 … 4
EMOD
Semiconductor Group
Operational Description
Reset Value
00
00
40
00
40
00
00
00
30
00
00
FF
54
00
00
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Meaning
Alarm interrupt mode disabled. Double violation detection, no
influence on error counting, channel parity alarms, data
transmission via port RDO, or synchronization. No alarm
simulation. Status register read enabled.
PCM 30 – doubleframe format with dual rail (RZ) line interface
ports, 4 Mbit/s system interface mode, no AIS transmission to
remote end. Sn-bit stacks are disabled.
Channel parity check is active for channel 0.
Channel loop back and single frame mode are disabled.
All bits of the transmitted service word are cleared (bit 2 excl.).
Spare bit values and additional interrupts are cleared.
Outputs for transmit dual rail line data and assigned test data
are active low, internal signaling stacks and external transmit
channel parity are disabled. The transmit clock offset is
cleared.
4096-kHz system clock frequency. The transmit time-slot offset
is cleared.
Even receive channel parity, receive dual rail line data inputs
are active low. The receive clock slot offset is cleared.
CRC error counter extension is disabled.
The receive time-slot offset is cleared.
No interrupt source is enabled.
The transmit signaling stack is cleared. Its values are not
readable until the internal signaling mode is enabled.
Idle channel code is set to ‘54’ hex.
Normal operation (no ‘Idle Channel’ selected).
No extensions enabled.
69
PEB 2035

Related parts for peb2035