mt90226ag ETC-unknow, mt90226ag Datasheet - Page 80

no-image

mt90226ag

Manufacturer Part Number
mt90226ag
Description
16/8 Port Tc Phy Device
Manufacturer
ETC-unknow
Datasheet
80
Note 1 - For internal synchronization purposes, 2 system clock cycles are required between a write access and the next valid access.
AC Electrical Characteristics - CPU Interface Intel Timing - Write Cycle
1
2
3
4
5
UP_D[15:0]
UP_A[11:0]
UP_R/W
(WRITE)
(READ)
UP_CS set-up time to UP_R/W falling
edge
Address and Data set up before
rising edge of UP_R/W
UP_AD, UP_CS and Data hold time
after UP_R/W rising edge
UP_R/W low after rising edge or
UP_CS
UP_CS high before next UP_CS low
UP_OE
UP_CS
Characteristics
t
ws
Figure 25 - CPU Interface Intel Timing - Write Access
Zarlink Semiconductor Inc.
Sym
t
t
t
t
t
ADH
CSH
WS
WH
SU
ADDRESS VALID
DATA VALID
(see Note 1)
t
Min
su
10
1
4
1
2
Typ
t
adh
Max
t
csh
t
wh
system
Units
cycle
clock
ns
ns
ns
ns
Test Conditions
Data Sheet

Related parts for mt90226ag