mt90528ag2 Zarlink Semiconductor, mt90528ag2 Datasheet - Page 185

no-image

mt90528ag2

Manufacturer Part Number
mt90528ag2
Description
28-port Primary Rate Circuit Emulation Aal1 Sar
Manufacturer
Zarlink Semiconductor
Datasheet
Figure 68 below illustrates the connections from the external pins of the UTOPIA interface to a PHY device, when
the MT90528 is operating in ATM mode.
PHY Device
Note 1: The MT90528 does not have to drive the UTOPIA clock. The UTO_IN_CLK and UTO_OUT_CLK pins of the
MT90528 can either be inputs or outputs.
Note 2: When in ATM mode, UTO_IN_CLAVATM_ENBPHY, UTO_IN_SOC, UTO_OUT_CLAVATM_ENBPHY and
UTO_OUT_SOC should be pulled down. It is also recommended to pull up UTO_IN_ENBATM_CLAVPHY and
UTO_OUT_ENBATM_CLAVPHY.
RxData[15:0]
TxData[15:0]
Figure 68 - ATM Mode: External UTOPIA Pin Connections
RxEnb*
RxSOC
TxEnb*
TxSOC
RxClav
TxClav
RxPrty
TxPrty
RxClk
TxClk
UTO_OUT_CLK
UTO_OUT_ENBATM_CLAVPHY
UTO_OUT_CLAVATM_ENBPHY
UTO_OUT_DATA[15:0]
UTO_OUT_SOC
UTO_IN_CLK
UTO_IN_ENBATM_CLAVPHY
UTO_IN_CLAVATM_ENBPHY
UTO_IN_DATA[15:0]
UTO_IN_SOC
UTO_OUT_PAR
UTO_IN_PAR
Zarlink Semiconductor Inc.
MT90528
185
RX UTOPIA
TX UTOPIA
RX Parity
TX Parity
Interface
Interface
MT90528
Mode)
(ATM
Data Sheet

Related parts for mt90528ag2