tfra08c13 ETC-unknow, tfra08c13 Datasheet - Page 173

• Manufacturer Part Number: tfra08c13
• Description: Tfra08c13 Octal T1/e1 Framer
• Manufacturer: ETC-unknow

Preliminary Data Sheet
October 2000
Lucent Technologies Inc.
Lucent Technologies Inc.
FDL Parameter/Control Registers ((A00—A0E); (A20—A2E); (B00—B0E);
(B20—B2E) (C00—C0E); (C20—C2E); (D00—D0E); (D20—D2E))
Table 174. FDL Transparent Control Register (FDL_PR9) (A09; A29; B09; B29; C09; C29; D09; D29)
* The octet boundary is relative the first receive clock edge after the receiver has been enabled (ENR, FDL_PR1 bit 2 = 1).
Table 175. FDL Transmit ANSI ESF Bit Codes (FDL_PR10) (A0A; A2A; B0A; B2A; C0A; C2A; D0A; D2A)
0—2
0—5
Bit
Bit
3
4
5
6
7
6
7
FOCTOF0—
FTANSI0—
FOCTOF2
FMATCH
FTANSI5
FMSTAT
FALOCT
Symbol
Symbol
FTANSI
FTM
—
—
FDL Octet Offset (Read Only). These bits record the offset relative to the octet bound-
ary when the receive character was matched. The FOCTOF bits are valid when register
FDL_PR9 bit 3 (FMSTAT) is set to 1. A value of 111 (binary) indicates byte alignment.
Match Status (Read Only). When this bit is set to 1 by the receive FDL unit, the receiver
match character has been recognized. The octet offset status bits (FDL_PR9 bit[2:0])
indicates the offset relative to the octet boundary* at which the receive character was
matched. If no match is being performed (register FDL_PR9 bit 5 = 0), the FMSTAT bit is
set to 1 automatically when the first byte is received, and the octet offset status bits (reg-
ister FDL_PR9 bit 0—bit 2) are set to 111 (binary).
Frame-Sync Align. When this bit is set to 1, the receive FDL unit searches for the
receive match character (FDL-PR8) only on an octet boundary. When this bit is 0, the
receive FDL unit searches for the receive match character in a sliding window fashion.
Pattern Match. FMATCH affects both the transmitter and receiver. When this bit is set to
1, the FDL does not load data into the receive FIFO until the receive match character
programmed in register FDL_PR8 has been detected. The search for the receive match
character is in a sliding window fashion if register FDL_PR9 bit 4 is 0, or only on octet
boundaries if register FDL_PR9 bit 4 is set to 1. When this bit is 0, the receive FDL unit
loads the matched byte and all subsequent data directly into the receive FIFO. On the
transmit side, when this bit is set to 1 the transmitter sends the transmit idle character
programmed into register FDL_PR5 when the transmit FIFO has no user data. The
default idle is to transmit the HDLC ones idle character (FF hexadecimal); however, any
value can be used by programming the transmit idle character register FDL_PR5. If this
bit is 0, the transmitter sends ones idle characters when the transmit FIFO is empty.
FDL Transparent Mode. When this bit is set to 1, the FDL unit performs no HDLC pro-
cessing on incoming or outgoing data.
Reserved. Write to 0.
FDL ESF Bit-Oriented Message Data. The transmit ESF FDL bit messages are in the
form 111111110X
Reserved. Write to 0.
Transmit ANSI Bit Codes. When this bit is set to 1, the FDL unit will continuously trans-
mit the ANSI code defined using register FDL_PR10 bit 0—bit 5 as the ESF bit code
messages. This bit must stay high long enough to ensure the ANSI code is sent at least
10 times.
0
X
1
X
2
X
3
X
4
X
5
0, where the order of transmission is from left to right.
Description
Description
TFRA08C13 OCTAL T1/E1 Framer
(continued)
173